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Abstract 
In this thesis, a Generic Automated High-Level Synthesis 
Behavioral Compiler (GASC} is presented. The GASC system takes advantage 
of the similarities between the prior development of software design 
tools and the current development of hardware design tools. 
The first goal of GASC is to demonstrate the importance of three 
desirable attributes of a high level synthesis program: algorithmic 
flexibility, technology flexibility, and a supporting methodology. 
Algorithmic flexibility is the ability to modify and replace the 
system's synthesis a.lgorithms with tittle effort. Technology flexibility 
is a symbolic only understanding of the data operations a..nd signal types 
used by the system, allowing selective support of present day as well as 
future technology. A supporting methodology is the system of design 
checks that i_nsure the development of a high quality first design, 
keeping design costs to a minimum. 
The second goal of GASC is to demonstrate th.a.t extant software· 
languages can be ·used to provide an ideal medium for design input and 
solution output. The software language of C, beyond being chosen to 
implement GASC, provides the input and output language form used by GASC 
for design transmission. 
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Chapter 1 
Introduction 
Since the advent of the integrated circuit in 1959, the w
orld has 
seen what can be well described as an information revolutio
n. The effect 
of this .revolution on modern society has been overwhelming
. Students .who 
once would have treasured owning a good slide rule now fin
d it possible 
to purchase calculators capable of such operations as 
integration, 
programming and displayable graphics. Consumers can now 
check out of 
their favorite store .assured that no matter who is beh
ind the cash 
register they wi 11 be charged the correct amount and wi 1
1 be returned 
the correct change. Scientists have moved from massive c
omputers that 
filled rooms to machines with magnitudes more ·power that oc
cupy only the 
corner of a desk. Behind these examples and countless. 
others is the 
driving force of circuit density. Given the decreasing cir~
uit costs and 
increasing functionality, the number of applications 
possible for 
integrated circuits has grown as more and more circuitry b
ecomes placed. 
on a single die. 
The number of c.omponents on a single chip has. been growing
 at the 
astounding rate of about a one thousand fold increase 
every decade . 
. Every increase, of .course., brings us closer to the fina
l. fundamental 
limits imposed on circuit inscription into silicon. N
onetheless, a 
recent paper, 1n which an in depth study into future
 advancement 
possibilities for integrated electronics was performed, c
oncluded that 
gigascale integration is quite possible by early in the
 next century 
[l]. Considering what has already been produced at the currertt megasc
ale 
int~gration level, 4 megabyte DRAM chips and CPUs such as 
the Intel 486 
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chip, the potential for new products wou.ld -seem only bounded by the 
human Jmagination. 
Unfortunately, due to the high costs involved with the design, 
fabrication and test process, the development of VLSI applications has 
remained 1 imited to products only with large market potential. This 
situation could change, though, given the present day emergence of 
silicon foundries willing to produce small quantities of chips for a 
reasonable fee. lf the process of design and test could also be made 
reasonable in cost and time, a broader range of products could benefit 
from VLSI techno1ogy. 
Tools to ease the burden of c_hip design have emerg.ed as designers, 
faced with the problem of how to place more and more on a single die, 
attempt to keep design time and cost down. Early on, software was 
developed to .assist the designer in the. development ·of chip masks. This 
style of chip design, now known as full custom. design, involves the use 
of l~yout editors that greatly facilitate the process of writing a mask 
description, design rule checkers that point out errors in the syntax of 
the masks' descriptior.i, and simulate.rs that verify the desired behavior 
of the chip before actual fabrication. 
While these tools prpvide a buffer against design errors, they do 
not provide problem abstraction for the chip designer. The first tools 
to provide a ievel of abstraction can be classified as structural 
compilers [lOJ. These compilers freed designers from the tedious work of 
mask layou.t by al lowing him to enter a chip description at a schematic 
level and then to generate the mask .descriptions automatically. 
Depending on the sophistication. of the tool, the schematic level 
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supported can range from single transistors to simple gates on up to
. 
more complex modules such as registers, counters, ALUs, PLAs and
 
memories. 
Structural compilers, though, still place the burden of compo~ent 
selection and interconnection completely on the designer. Chip designs
 
that f ai 1 to meet imposed constraints require designer evaluation and
 
redesign. The newest level of tools, ones that free the designer from
 
the detailed .selection of parts and their interconnections, can be
 
classified as behavioral compilers [10]. Hardware designs written for 
behavioral compilers con~ist of a specification of the input and output
 
ports and a description of the output ports' behavior with respect to
 
the input ports and time. Certain structural details such as specific
 
d~sired registers or arrays as well as design constraints are also
 
sometimes included. In a process known as :synthesis the behavioral
 
compiler translates the given behavioral description into a structural
 
one. During synthesis the selection of unit.sand their interconnections
 
is automatically decided. The resulting structural description can
 
further be processed by· structural compilers and therefore, a direct
 
route from behavioral description to mask creation is provided. 
An important analogy can be developed· between the evolution of 
hardware design tools and the earlier development of software
 
programming languages. The first programming· language translators
, 
assemblers, buffered tbe user against programming errors by providing a
 
more human readable language (than machine language) and by providing a 
bas.ic. _syntax check of developed programs. This compares wel 1 with
 
hardware's ful 1 custom design tools in that each simplified the design
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process but provide the developer no abstraction from the problem at 
hand. Macro assembler languages much 1 ike hardware structural compilers 
then al lowed the developer to create solutions by piecing together 
abstract blocks of code (hardware). Finally procedural programming 
language compilers provided support for the basic behavioral description 
o;iethod known as the function, a unit of code consisting of an input and 
output parameter $pecifjcation and of a behavioral description detailing 
the output parameters' behavior with respect to time and the input 
parameters. The objective of hardware behavioral compi 1 ers gr~a t ly 
parallels that of procedural programming_ languages. 
The development of behavioral compilers for hardware design is 
currently in its youth. Two levels of behavioral compilers have emerged: 
those that perform logic synthesis and those that perform high level 
synthesis. Logic synthesis tools utilize an input language style known 
as registe·r-transfer which 1s 1 imi ted in abstraction. In general, 
register~transfer langua·ges allow an algorithmic description of the 
present-state next-state relationship between the ports and the main 
facilities of a circuit. The writing of a hardware description at the 
per cycle level can be very difficult. Furthermore the majority of these 
languages not only demand the identification of al 1 memory facilities 
but also request the identification of the basic circuit structure in 
how the description is expressed. While a good logic synthesis tool can 
greatly optimize and fine tune a given circuit design, obtaining the 
best design still depends on having the best hardware designer, one that 
understands the hardware implications for each statement made .in the 
language. Nevertheless, by removing the work of actually having to 
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describe all interconnections made between facilities and the w·ork of 
having to choose the best technology cells for implementation, logic 
synthesis tools have provided a better level of abstraction. An example 
of the successful us·e of logic synthesis is the IBM's LSS system. In one 
project alone it was used for the development of 90% of the needed chip 
parts [2].. 
High level synthesis represent the atternpt to provide hardware 
designers the same high level .of abstraction that procedural languages 
have provided programmers. Input circuit descriptions consist only of 
the d~sired input -and output ports, the behavior to be displayed between 
the ports, and a set of design constraints. It is the behavioral 
compilers of higp level synthesis that develop and decide the structure 
for implementing the given input, contrasted against logic synthesis 
where the circuit structure is so implicit in the incoming language that 
in actuality it originat.es from the designer. Output from a high level 
synthesis tool is usually a register-transfer description which when 
given to logic synthesis tools provides a complete path down to the 
desire chip masks. To .help broaden the market of VLSI applications_, high 
level synthesis not only shortens circuit design time by the automation 
of another step in the design process but, by moving th~ expertise of 
hardware structural design into the behaviora1 compiler, al lows non-
experts in hardware design to utilize VLSI technology .. 
Al though high level synthesis is sti 11 at a rather experimental 
stage, a number of systems have been developed. The design input 
languages utilized by these systems have varied greatly. Tools like 
Carnegie Mel1on·is SAW utilize ISPS, a hardware language developed for 
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the description of computer behavior [3] . Others read iri more general 
purpose hardware description languages such as V-Synth proces_s.ing of
 
VHDL [4]. Jnterestingly though, a number of these tools utilize a 
language form that wasn't originally developed for hardware design: 
procedural programming languages. As an earlier analogy presented,
 
procedural programming languages and behavioral compilers share the same
 
level of design abstraction. Given their similar abstraction level,
 
their broad general abilities, their preexistence, and the
 
jnterchangeability between hardware and software, programming languages 
provide a natural medium for the behavioral description of hardware.
 
Some notable systems to use. procedural programming languages for design
 
input include Trickey·' s Flaniel which ut i 1 i zes Pascal [5] and the HARP 
system which utilizes Fortran [6]. 
While many important similarities between the development of 
hardware design tools and the earlier development of software languages
 
have been presented, the are a number of fundamental differences that
 
need to be addressed. For one, a hardware d~sign, once couu;nitted, is
 
literally inscribe~ in stone (a silicon stone to be exact). Care must be 
t_aken when developing a hardware product, for unlike software, once a
 
hardware piece is fabricated changes or repairs are nearly impossible.
 
Should a chip need many cycles of redesign and refab_rication, its cost
 
both in terms of money and time would quickly become prohibitive. To
 
insure that VLSI design remains reasonable,. a system of checks must be 
placed in the design process to assure a good unit is developed the
 
first time. 
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Another important difference between hardware and software design 
is the stability of the input description language. VLSI technology is 
still new and evolving, an operation or data type that seems 
unreasonable today may be considered basic in the future. Even a highly 
abstract behavioral description language _may need to restrict certain 
basic operations and data types today, yet tomorrow support ones 
currently seen as too complex. For example, a high level synthesis 
system may not be able to support a multi ply operation due to the 
nonexistence of a suppo_rting standard cell. If later on. a multiplication 
unit is obtained then language support should also be provided. 
Flexibi 1 i ty on technology specific statements is a much needed 
ingredient for a good hardware description language. 
The final important d.ifference is compiler complexity. The task 
software compilers face, the compilation of a _program to fixed format 
uniprocessor instructions, is dwarfed by the task behavioral hardware 
compilers f_ace: the generation of a special_ized processor to directly 
implement a program. Creating a high-level synthesis algorithm that 
arrives at a good solution in a reasonable amount of time presents a 
formidable challenge. Not only are many.of the synthesis subtasks known 
to be NP-hard, but many of these subtasks are ·interdependent [7]. Since 
research will continue to find better algorithms for the tasks of high-
level synthesis, present ~y behavioral compilers should be built 
independent of specific synthesis methods and should remain open to 
future implementation of improved methods. 
When deve.loping new behavioral compilers for ha·rdware design, the 
similarities to the work done for software programming languag~s 
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provides invaluable insight into how they should be developed. However, 
the differen~es must be addressed. The best way to insure that a high 
q~lity design is generated the first time, every time, would be to 
build an intelli_gent compiler that could find and correct every mistake 
made by the human user. Obviously, this is unrealistic. Therefore, it is 
imperative that a system be set up that helps the designer catch his own 
mistalces. The . . . . . . eng1neer1ng practice of following a· strict design 
methodology provides the needed system of checks that insure development 
of a high quality first design. To insulate the system from changes in 
te~hnology, ~he support for operations and data types should be declared 
explicitly and the behavioral compiler should treat technology 
statements as symbols, giving them meaning only by reference to the 
explicit declared data. Finally, to address the neeq for compiler 
independence from specific· synthesis algorithms, the system should 
isolate the more mundane tasks (language parsing, memory management, 
solution output, etc.) away from the ·actual task of synthe~is. When 
implementing a new algorithm,~ wel~ chosen isolating interface, besides 
marking clearly the code to be replaced, can also facilitate the writing 
of the new program. 
In this thesis, a new behavioral compiler for the support of high-
level synthesis is presented. Loyal to the above analogy between 
hardware and software, the compiler attempts to take full advantage of 
established software programming languages, but while addressing the 
problems identified by the three exceptions· to the analogy. 
Interestingly, good solutions for these problems were built through the 
use of the chosen software pr.ogramming language. Therefore, it can be 
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said that the exceptions to the analogy, throµgh. their solutions, 
actually help strengthen the analogy. 
The G software programming language [8]. was used extensively in 
the development of this thesis. Not only was C utilized as the la~ge 
to impiement the behavioral compiler, but similar to other· works [5, 6), 
was also used for input hardware description language. Thi_s thesis went 
one step further·, though, and used C for the output register-transfer 
description. By utilizing C for both input and output to the compiler, a 
complete fram·ework becomes .available to supports the methodology of 
simul~tion, synthesis, and verification, free. Chapter two describes 
this utilization of C and the resulting methodology in detail. 
Technology flexibility was provided by giving only a symbolic-
understanding of operators and data types to the developed behavioral 
compiler, al lowing C functions to be viewed a_s new operators, and taking 
advantage of C's structure statement for the creation of new data types. 
Algorithm flexibility was provided by careful modular development of the 
C code implementing the behavioral compiler. Complete details on the 
inclusion of technology and algorithm f lexibi 1 ity into the system is 
given inchapter"3, which describes the implementation of the behavioral 
compiler. Chapter 4 ends the discussion with a quick review of the high-
level synthesis system presented. 
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Chapter 2 
Obtaining A Ifigh-Level Synthesis Methodology From C 
2.1 A Standard Methodology 
When designing a chip, the need for a strict methodology is acute. 
Given the high cost of redesign and refabrication along with the need 
for a short design cycle, strict design procedures are required to 
insure the fast creation of a high quality chip design. With VLSI 
technology evolving at a fast pace, a product's market window is usually 
quite 1 imi ted. To· insure a product's success, the safeguards of a design 
methodology helps the human designer to build th~ chip right the first 
time. Furthermore, if tools such as the high-level synthesis compiler 
presented herein are to open the use of VLSI technology to non-expert's, 
then tool encapsula~ion within a strict methodology wi 11 buffer novice 
users from the incorrect usage of such tools. 
For chip development at the behav"ioral level, a standard 
methodology should involve the use of simulation, synthesis, and 
verification. Figure 2.1 presents a standard methodology in a graphic 
fashion. After composing the behavioral description for a chip, the 
first step is to simulate the written description. The author identifies 
this step as design simulation. This early evaluation forces the user to 
confirm that the description written is the chip desired. To develop and 
fabricate a chip which perfectly implements an incorrect design would be 
a costly and foolish mistake. If an error is found, the written 
description must be corrected and once again submf tted for design 
simulation. 
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Write Behavioral Chip 
Description 
Step 1: 
Design Simulation 
NO 
Step 2: 
Synthesis 
Step 3: 
Solution Simulation 
Step 4: 
Verification 
On To Logic Synthesis 
NO 
NO 
Check Original Behavioral 
Chip Des ription ' 
NO 
Check Hardware Support 
NO 
YES 
Look For, Find, and Fix Tool 
Problea 
Fix Hardware Support 
figure 2.1: Methodology of Simulation. Synthesis and Verification 
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The next step in the .methodoJogy is synthesis. Here, the 
behavioral compiler reads in the chip's polished behavioral description 
along with technology information identifying the oper~tions and data 
types al lowed·. The behavioral compiler then performs high-level 
synthesis fol lowing the physical design constraints provided by the 
user. After creating a _physical design structure which meets the given 
design constraints, the behavioral compiler writes out the structural 
~olution in a register transfer form. 
The third step, identified as solution simulation, is the 
simulation of the generated register-transfer description for both 
function and timing. Once more, f~ctional testing helps the designer 
ascertain that the desig·n developed so far is the chip desired. 
Nevertheless, there are other goals to be achieved at this simulation 
step. Functional testing also confirms that the design's operation 
hasn't been altered by the structural confinement placed on it by the 
previous step. Furthermore, if delay estimates are given for each 
hardware unit, timing simulation can confirm that, within the given 
cycle time, the structur~l ~onfinement provides ample setup time for 
each signal. Thus, this simulation step also helps the designer 
ascertain first, that the hardware structure developed properly 
implements the desired behavior and indirectly second, that the 
behavioral compiler is performing high-level synthesis correctly. 
The final step is. v·erif ication. The goal of verification is to 
prove th~t the behaviors of the generated structural descript.ion and the 
input behavioral specification are equival~nt. Since current formal 
proof methods are very tedious and costly, the design verification 
1J 
problem is considered to be an· open problem in the synthesis area [7] . 
N_one.the1ess, non-formal methods do exist which evaluate well the 
equivalence of the original and generated design descriptions. The 
method elected by this thesis seeks to determine equivalence by 
comparing the simulation results of steps one and three. If the exact 
same test. sequence is utilized by both the design simulation arid the 
solution simulation steps then the resulting behaviors should be 
identical. Unmatched behaviors would inqicate, just as in step three, 
e.i ther a behavioral to technology mismatch or that the high-level 
synthesis step has made an error. 
Should a design error be flagged by either the solution simulation 
step or the verification step, a -fixed path of recourse needs to be 
followed. First the designer must verify that the error is not his own 
i.e., that the original behavioral description was written correctly. If 
the design checks out fine then the next area of suspect would be in the 
technology- support of each behavioral statement. Finally, if the problem 
remains unsolved, the high-level synthes1s· compiler and the simulator(s) 
would need to be checked for improper operation. Errors uncovered by the 
methodology's final two steps can emanate from many sources. By pursuing 
their correction fol lowing the stated path, the designer examines the 
most. likely sources first before moving to the more unusual ones. 
The presented methodology offers a systematic design method that 
helps the designer to create a high quality chip with a minimal amount 
of redesign and refabrication. While locating and correcting flagged 
errors remains a cumbersome task, the more important goal of actual 
error detection has been made systematic and straight forward. In the 
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next section, this thesis wi 11 reveal a low _cost implementation for the 
above methodology. Thus, although it provides only -rudimentary error 
identification! this methodology will be shown to provide an ideal 
design environment for the budget user. 
2.2 Using C To Obtain Simulation and Verification For Free. 
2. 2 .1 Overview 
The information flow to and from a behavioral compiler is 
displayed in figure 2.2. The three in-flowing ~treams of inform.ation are 
the behavioral chip desctiption, the technology set description and the 
user's constraints on the chip (desired speed, size, etc.). The 
generated structural chip description· constitutes the out-flowing 
stream. Following the given. user constraints, the behavioral compiler 
reads in the behavioral chip description, generates a structural 
implementation using the provided technology set, and writes out the 
implementation in a register-transfer form. Note that the stream 
representing user constraints is drawn flowing into the side while the 
other streams are shown flowing into and out of the top and bottom. The 
reason for this differentiation is; while the other streams originate 
from files, the user constraints can be inherent within the behavioral 
compiler's design, passed in as simple parameters, expressed through 
human interaction during run time, or provided in many other ways. 
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User f:-7 
Constraints 
Behavioral 
O.ip 
Description 
l 
Technology 
Set 
Description 
Behavioral Compiler 
,v 
Structuml 
Chip 
Description 
Figure 2.2: Information Flow For A Behavioral Compiler 
2.2.2 How Functional Simulation Is Supported 
In this thesis, a high~level synthesis compiler nick-named GASC 
(Generic Automated high-level ~nthesis behavioral Compiler) . lS 
presented. Through a unique use of the C programming language, GASC 
provides free to its user the previoU:sly discussed methodology. As in 
other published work, a prqgramming langtiage (C) is -utilized for the 
input behavioral chip description [5,6]. Because of this, the input 
description can be compiled by an ordinary software compiler and its 
resulting obje~t code used as a software simulator of itself [6]. Thus, 
by usin·g C to capture the behavioral description, a free design 
simulator is made available to any site having a computer with an 
installed C compiler. 
As opposed to other work, GASC has gone one step further and used 
C to express the generated structural description output. Since the 
structural output is at the register transfer level and since register 
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transfer is an algorithmic description format, a general purpose 
software language such as C can be molded to· ·capture and hold such a 
description. Being ·written in C, one~ again, the de~cription can be 
compiled and the object code us·ed as a simulator of its behavior. Thus, 
using C for the output has the obvious advantage that the designer gains 
a solution simutator capable of behavioral simulation. 
2.2.3 Restrictions on the C Language ~nput Form 
The use of C for both input and output also has some less obvious 
advantages. Through carefully placed restrictions on the C form used for 
input and the form used for output, verification and solution timing 
simulation can also be gained. Explanation·of the necessary restrictions 
and how they result in verification and timing is best done through a 
detailed example. 
The following presents a sample behavioral descr.iption file that 
could be given as input to GASC. 
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File: examplel.dat 
circuit(arry, sumnum, result) 
int arry[], sumnum, *result; 
/* result equals sum of arry[O] to arry[sumnum-1] */ 
{ 
int addr, anum, subtotal; 
addr = 0; 
while (addr < sumnum) 
{ 
} 
anum = arry[addr]; 
subtotal= subtotal+ anum; 
addr = addr + 1 ; 
*result= subtotal; 
} 
The behavior described by file exaJ!)plel .dat is a circuit with sums 
the first 'sumnum' eleiµents of the array 'arry' and returns the amount 
through ,.result'. This example contains most of the restrictions imposed 
on the C ranguage when used as input to GASC. The restrictions can be 
categorized into two distinct types: those that help simplify the 
internal design of GASC and those that help implement the des.ired 
methodology. First let us present those restricts that simpli.fy GASC' s 
internal design. 
l) On assignment statements, only expressions of one operator with 
two to three variables are allowed, for example: X = Y +Zand 
X = Y. Further note that this includes array access which must 
be composed of the array name, the address lines and the data 
lines. Array operations are either array read or array write. 
2) The only C control statements allowed are if-then, if-then-
else, while, and do-while. 
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3) The condition express.ion of a control statement must be 
composed of two variables and one operator, for example (X > 
Y). One exception is permitted, if a single variable is 
written, such as. (X), then it is interpreted as a 
noneq1:1ivalence comparison to zero (X != 0). 
4) Arr·ays must be declared external to the circuit and reference 
gained only through the parameter 1 i s.t. 
Bes~des simplifying th~ ·parsing t~sk which GASC must face, the 
above restrictions also greatly reduce the complexity of the internal 
language dat(). base used to store the incoming description. Returning to· 
our discussi.on on methodology, let us present those restrictions that 
help in its creation. 
5) The circuit's behavioral description must be contained in a 
single function that is nanied circuit. 
6) All external world connections to the circuit must be presented 
as parameters to. the function. In the file examplel.dat, one 
parameter of each style permitted is shown. The parameter 
'arry' is a bidirectional array connection, 'sumnum' is a 
primary input, and 'result' is a primary output. Note that data 
can not be written to 'sumnlim' and can not be read from 
'result' . 
These last two restriction. place strict rules on the encapsulation 
of and the communication to the circuit .. Unlike Trickey's work where 
communication to and from the circuit was performed by the Pascal read() 
and write() statements [9l, here communication is performed throUgh 
strictly declared parameters. Creation of a simulation test sequence for 
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circuit evaluation can be developed within a single file utilizing a 
well defined and easy to read i,nterface. The following file presents a 
simple test sequence to our circuit example} .daf. 
File: simel .c 
#include "examplel.dat" 
/* #include "exampl~l.out" */ 
main() 
{ 
} 
int memory[10]: {5, 23., 9, 52, 10, 34, 154, 2, 90, 7}; 
int numtosum, sum; 
numtosum = 5 ;-
circuit (memory, numtosum, &sum); 
printf ('iSi_mulation output: %d\n", sum); 
return(O); 
Compi la:tion of the f i.le simel. c creates an executable "file that 
when ruri performs the simulation sequence expressed within simeJ.c.. The 
test shown requests the circuit contained in exampJel.da.t to sum up the 
values of the first five elements of the array called memory. When run, 
the expected value of 99 is returned through the connection named sum 
and is printed to standard output. Obviously not a robust test for 
examplel.dat, but perfect for the needs of our discussion. 
2.2.4 Restrictions on the C Language Output Form 
Yet to qe explained, though, is how the input restrictions h~lp us 
build a full methodology. Missing ·from the picture is the output form 
created using C and the restrictions placed uport it. To this end, the 
output structural description file generated by GASC for the input 
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examplel.dat follows below this para~raph. ·Note that the output dwarf.s 
its corresponding input. For the time being, it is be~t to browse this 
file quic.kly; helpful explanatory comments shall follow. 
Fi 1 e : examp 1 e 1 . out 
#include "tech.hdr" 
/************************************/ 
/*Variables*/ 
struct declare n 24f8 = {0}; 
struct declare n 24e8 = {0}; 
struct declare n 24d8 = {0}; 
struct declare n 24c8 = {0}; 
struct declare n 24b8 = {0}; 
/*Constants*/ 
/* sumnum */ 
/*result*/ 
/* addr */ 
/* anum */ 
/*subtotal*/ 
struct declare n 2498 = {0}; /* 1 */ 
s truct de.cl are n_24a8 ~ {0} ; /* 0 * / 
/* Input mult~plexers */ 
/*_Functions*/ 
struct declare t 2cla = {0}; 
struct declare t~2bf6 = {0}; 
struct declare t_2be4 = {0}; 
struct declare t 2h54 = -{0}; 
struct declare t_2b30 = {0}; 
struct declare· t 38d2 = {0}; 
/* Output multiplexers*/ 
struct declare m 3986 = {0}; 
struct declare m 3998 = {0}; 
/* Ordered Control Signals*/ 
/* MSB first */ 
struct declare c_2508 = {0}; 
struct declare c_2cla = {0}; 
struct declare c 3986 = {0}; 
struct declare c_3998 = {0}; 
struct declare c~24e8 = {0}; 
struct declare c_24d8 = {0}; 
struct declare c_24c8 = {0}; 
struct declare c_24b8 = {0}; 
/*· LSB "last * / 
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!************************************/ 
cycle() 
{ 
startcycle(); 
/* Input multiplexer trees*/ 
/*Functions*/ 
array(Qx0000,10,80,"int","int",&t~2c1a,&n_24d8,&n_24a8,&c_2508,&c_ 
2cla,"arry"); 
tran(Ox0001,2,0,"int","int","int",&t_2bf6,&n_24b8,&n_24a8); 
tran(Ox0002,2,0,"int","int","int",&t_2be4,&n_24a8,&n_24a8); 
lt(Ox0003,16,10,"char","int","int",&t_2b54,&n_24d8,&n_24f8); 
plus(Ox0004,16,12,"int","int","int",&t_2b30,&n_24d8,&n_2498); 
plus(OxOOOS,16,12,"int","int","int",&t_38d2,&n_24b8,&n_24.c8); 
/* Output multiplexer trees*/ 
mux(Ox0006,10,4,"int",&m 3986,&t 2be4,&t 2b30,&c 3986); 
mux(Ox0007,5,4,"char",&m~3998,&t=2b54,&n 24a8,&c 3998); 
/*Latches*/ 
latch(Ox0008,"int",&n_24e8,&t_2bf6,&c_24e8,"result"); /*result*/ 
latch(Ox0009,"int",&n~24d8,&m_3986,&c_24d8,"addr"); /* addr */ 
latch(Ox000a,"int",&n_24c8,&t~2c1a,&c_24c8,"anum"); /* anum */ 
latch(Ox000b,"int",&n_24b8,&t_38d2,&c_24b8,"subtotal"); /* 
subtotal*/ 
endcycle(); 
return(O); 
} 
!************************************/ 
circuit(arry,sumnum,result) 
int arry[]; 
int sumnum; 
int *result; 
{ 
int cirtemp; 
char *cirisig, circtri; 
char *cirsigs[7] -
{ 
II 00000000 II 
. . ' 
"00000100", 
II 00000000 ti 
. ' 
"00001000", 
"01000010", 
"00100101" 
. . ' 
II 00000000 II 
} ; 
/* O *I 
/* 1 */ 
/* 2 */ 
/* 3 */ 
/* 4 */ 
/* s */ 
/* 6 */ 
22 
int cirnext[7][2] 
{ 
0 
. ' 
0, I* O *I 
2, 2, /* 1 */ 
3, 4, /* 2 */ 
0, 0, /* 3 */ 
5, 5, /* 4 */ 
6, 6, /* 5 */ 
3, 4 /* 6 */ 
} ; 
setup(); 
glbclkl = 100; 
glbtime = 1; 
glbclki = 1; 
-
regarr ( arry , "arry 11 ) ; 
cirtemp = 1; 
putval (&n_2498,&cirtemp, i'int"); 
cirtemp = O; 
putval (&n_24a8.,&cirtemp, ''int"); 
cirtemp = sumnum; 
putval(&n_24f8,&cirtemp,"int"); 
cirtemp = O; 
putval (&n_24d8, &cirtemp, "'int"); 
cirtemp = O; 
putval(&n_24c8,&cirtemp,"int"); 
cirtemp = O; 
put.val (&n_24b8, &cirtemp, ·11 inti!) ; 
while(glbclki != 0) 
{ 
cirisig = cirsigs[glbclki]; 
putval(&c_2508,&cirisigf0 
putval(&c_2cla,&cirisig[l 
putval (&c_3986, &ciri s ig [2. 
:Putval (&c_3998 ,&cirisig [3 
putval(&c_24e8,&cirisig[4 
putval(&c_24d8,&cirisig[S 
putva1(&c_24c8,&cirisig[6 
putval(&c_24b8,&cirisig[7 
cycle(); 
circtri = 0; 
] , " char" ) ; 
l , 11 char" ) ; 
] , 
11 char" ) ; 
] , 
11 char" ) ; 
] , 
11 ch~r" ) ; 
] , "char") ; 
] " char" )· · 
' . ' ] , " char 11 ) ; 
·getval (&m_3998,&circtri, "char"); 
circtri = circtri - 'O'· 
. . . ' 
glbclki = cirnext[glbclki][circtri]; 
glbtime++_; 
} 
*result =· 0 · 
. . ' 
getval (&n_24e8, result, 11 int") ;. 
shutdown(); 
} 
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/ 
Whew! The output 'twas a wee bit larger than its spawning input.. 
This growth in description size results from tpe inclusion of structure 
to the original behavioral description. The register transfer level of 
description contains much more information on how the chip is to be 
bu"il t than the corresponding behavioral description~ Development and 
inclusion of this structural information was done automatically by GASC. 
to bring the level of detail down, let's present only a commented shell 
of this output file. It follows. 
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File: Commented Shell of examplel .out. 
#include "tech.hdr" 
/************************************/ 
/* Declarations for .... */ 
/* Named Variables*/ 
/* Numeric Constants*/ 
/* First stage multiplexers outputs*/ 
/* Functions outputs*/ 
/* Second stage multiplexers outputs*/ 
/* Ordered Control Signals*/ 
/* MSB first */ 
/* LSB last */ 
/************************************/ 
cycle() 
{ 
/* Input multiplexer trees*/ 
/*Functions*/ 
/* Output multiplexer trees*/ 
/*Latches*/ 
} 
/************************************/ 
circuit(arry,sumnum,result) 
int arry[]; 
int sumnum; 
int *result; 
{ 
/* Declaration of the controller*/ 
/*Setup arrays, incoming signals, and constant values*/ 
/* Set control step equal to one*/, 
/* While control step is not equal to zero do*/ 
/*Setup control signals*/ 
cycle(); 
/* Set control step to next step* 
/* End of while*/ 
/* Set primary output values·*/ 
} 
Now, the different sections to the output structural description 
can be highlighted and explained. There are four main sections to the 
file. The first section is the line expressing the include file 
tech.hdr. This include file contains all the. routines necessary to 
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implement and support the technology used within the circuit. Isolation 
of technology support provides two desired benefits, technology 
flexibi 1 i ty and timing simulation. While a discussion on technology 
f 1 exi bi 1 i ty wi,11 have to wait until the next chapter, detai 1 s on timing 
simulation support wi 11 soon be .forthcoming. Intimate detai 1 s on the 
contents of this jnclude file wi 11 be given by these two discussions. 
For now, the only important i tein to realize is that the undeclared 
functions used by the file's other sections are found within this 
include file. 
The next main section of the structural description file contains 
dec1.arations for signal 1 ines used inside the circuit. In most register 
transfer languages all facilities and interconnection must be expressed. 
The declarations of this section define all interconnection lines. These 
signals are always declared in the order stated. 
The third section is the .function named cycle which contains the 
de.script ion of the circuit's. data path. Here, the faci 1 i ties of the data 
path are identified, as well as the interconnection of signals between 
them. A function call to .its operation type with signal copne_ctions 
_given as parameters represent each f aci 1 i ty. The 1 inear ordering of the 
facilities is such that the data path cycles through a complete clock 
period each time a single call is made to the function cycle. 
The last section contains the controller, the interface betw·een 
the controller and the data path, and the interface between the circuit 
and the external world. Embodied in a function named circuit, this last 
section, when cal led upon, displays the same behavioral performance as 
does the original behavioral description's function named circuit. 
26 
Unlike the original, though, this function operates by cycling the data 
path stored in the function cycle through the states defined within its 
controller. 
The output structural description, being generated automatically, 
has all of its form completely restricted by GASC. However, there exist 
some restrictions that are of deliberate- design, placed for specific 
reasons. Once again these restrictions can be categorized into two 
groups, those that aid in problem simplification and those which help 
support the desired methodology. Let's first cover those restrictions 
that simplify. 
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l ,, 
; 
1) The data path described in cycle is composed of stages. The 
first stage, first level multiplexors, directs signals to the 
ALUs, th~ se.cond stage is the ALUs themselves, the third stage, 
second level multiplexors, directs the ALUs' output signal to 
the registers, and the fourth stage is the registers 
themselves. 
2 ) The controller's design is completely fixed. It is a micro 
step controller that generates one control signal for each 
multiplexor (for selection), one for each latch (for latch 
enable), and two for each array ALU (one for enable, one for 
read/write). For each control step it sets these control 
signals (configuring the data path), cycles the data path, and 
then receives back one .signal from the data path. The signal 
selected to return chooses from a binary List the next control 
step to be executed. Selection of control step zero halts the 
circuit. 
Fixing the controller and the data path's form greatly simplifies 
the high-level synthesis problem faced by GASC. Since many of the 
subtasks faced in performing high-level synthesis are known to be NP-
hard [7], restrictions 1 ike those above become necessary .. But, moving 
on, let us examine those restrictions which help us gain the methodology 
des.ired. 
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3) All signals of section two are declared as type 'struct 
declare' which is assumed to be defined in the header file of 
section one. Obviously type 'struct declare' must be as wide as 
the largest signal used and, for smaller signals, portions of 
it must be wasted. Since the interior of a signal is unlmown 
during the synth_esis process, the GASC created controller and 
data path must use the predefined functions getval or putval to 
respectively set or read a signal value. 
4) Each data path facili_ty is declared and described by a function 
invocation statement. The function name cal led· is the name of 
the facility's operation and the parameter list .us~d is of a 
fixed predefined format. The implementing code for the 
functions is located within the section one technology header 
file. This results in a uniform isolation of technology 
implementation away from the data path cycle function and into 
the technology header file. 
S) The three global variables 'glbclki', 'glbtime' and 'glbclkl' 
are assumed to be declared in the t-ech.hdr include file. The 
variable 'glbclki' tracks the index value of the current 
controller step being executed, 'glbtime' counts the number of 
cycles. executed thus rev~a1 ing the current time step, and 
'glbclkl' gives the time length of a clock cycle. The value of 
'glbclkl' is set by GASC when a design is created. 
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6) The external world interface presented by the circuit "function 
of the last section must be exactly that of the origina
l input 
behavioral function. They both must have the· same funct
ion name 
(circuit) and their respective parameter lists must completely 
match in terms of variable names, order of variables, a
nd types 
of variables. 
2.2.S How Verification Is Supported 
These final four restrictions are what enables us. to 
support the 
methodology steps of verificati9n and timing simulatio
n. First, let's 
address how item six, the description's external 
world interface, 
provides the needed framework for verification. Earli
er, it was shown 
that comparison of the design simulation and solu
tion siJl)ulation 
results, given the same input test sequence, form
s an acceptable 
verification method. To implement this form of verific
ation, one needs 
first the ability to simulate both the original behav
ioral description 
and the generated structural description, and second
 the ability to 
provide the same test ·case to both s·imulatiort· runs. 
Shown earlier was how the original input descripti
on can be 
simulated through the use of a C compiler. Since th
e structural 
description file generated by GASC is written in C and 
since it has the 
same procedural interface as. the original input file, n
ot only can it be 
-simulated just like the original, but it can be simulated against the
 
exact same test cases written for the original. Follo
wing is the same 
file that earlier provided a simple test sequenc
e to our input 
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description examplel .dat. By simply changing the selected include file 
to examplel.out, compilation of the file will result in a simulator 
which tests the generated structural description (example}. out) against 
the contained test sequence. 
File: simel.c 
/* #include "examplel.dat" */ 
#include "examplel.outl' 
main() 
{ 
} 
int memory[lO] = {5, 23, 9, 52, 10; 34, 154, 2, 90, 7}; 
int numtosum, sum; 
numtosum = 5; 
circuit(memory, numtosum, &sum); 
printf("Simulation output: %d\n",sum); 
return(O); 
When run, once more the expected value of 99 should be returned 
through the connect ion named sum and printed to standard output. By 
retaining the standard output from this simulation test as well as from 
the original input's simulation test, readily available file comparison 
programs can be used to perform verification aµt:omatically. Any 
difference found between the outputs of the two simulation runs would 
signal nonequivalence between the two design descriptions. 
2.2.6 How Timing Simulation Is Supported 
Eloquent and simple, the uti1ization of C for the input and output 
design descriptions has given us verification essentially· for free. 
Next, let's examine how C with the restrictions of item three, the 
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declaration of all signals to a type defined in the heaqer file, item 
four, impleµientation of facilities by calls to functions defined in the 
header file, and item five, storage of the global timing variables into 
the header file, along with some clever programming techniques, provides 
the ingredients for timing simulation support. Add Patience to the 
recipe, though, for the following discussion is involved. 
The description found in the function cycle presents only an 
abstract picture of the data path. Inside of cycle, every function cal 1 
written represents a unique piece of hardware., its operation fixed by 
the name of the function cal led. Interconnections between _pieces of 
hardware are described by the ·common use of signal names within their 
parameter 1 ists. Removed from this description i.s the actual 
implementation of each hardware . piece as well as the actual 
representation of signals, this information being stored in the tech.hdr 
include file. When complled for solution simulation, GASC's output 
structural desc~iption file receives all hardw~re representational 
sqftware from the tech.hdr file. Through the global variabl-es·, this file 
even has access to cycle time, cycle length and the controller's state. 
Since this include file is provided by the user of GASC and not by GASG 
itself, additional bookkeeping functions such as timing simulation can 
easily be added. 
The current tech.hdr file developed for GASC supports· timing 
simulation even for multi cycle designs, a design scheme supported by 
GASC. In a multicyc1e design, the delay through the data path may exceed 
the length of a clock cycle. Thus, the controller configures and }:lolds 
the data path in the proper arrangement for multiple cycles, waiting to 
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latch the data only when it _is de~med to be valid. To provide timing 
simulation support for mul ticycle designs an event driven approach was 
adopted. 
The key to providing event driven timing analysis to the 
structural output descriptions is the declaration developed for signals. 
The following is the type definition for the signal declarat1on type, 
known as struct declare. 
File: Portion of tech.hdr defining the declare type. 
/* Signal template*/ 
static struct declare { 
int gocycle; /* First cycle current value began its calculati 
int delay; /* Delay amount from gocycle's start until valid 
char bits[16J; /* Data lines*/ 
} ; 
Each signal found in the simulation model of a structural design 
is thus composed of three fields. The 'bits' array field provides many 
individual ·data bit lines for use in composing a signal. The size of a 
signal (i.e. the number of 'bi ts' lines used) is recorded by GASC into 
the parameters of each facility using the signal. 
A signal's 'delay' field indicates the number of time units needed 
before signal propagation through the current data path configuration 
will allow the signal to become valid. During simulation of the data 
path, each faci 1 i ty generating an output si_gnal calculates that signal's 
'dela.y' value by adding its own delay amoupt, found in the facility's 
parameter list, onto the longest delay value found on the facility's 
incoming signals. Thus, as data. propagates through faci 1 i ties, passing 
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from one signal to another, the delay of each facility becomes tacked 
onto the data '.s· delay value·. 
The final field, the 'gocycle' field, gives the simulator its 
event driven quality. 'Gocycle' records the number of the first cycle ih 
which a signal began its calculation . 1n the current data path 
configuration. Anytime a control signal or an input signal is changed 
its 'gocycle' value is set to the current clock cycle, given by 
'glbtime'. When generating an output signal, a facility simply assigns 
to the signal the most current 'gocycle' value found on the incoming 
signals, thus propagati~ the last time period in wbich a change was 
seen on the facility's input configuration. 
The analysis of al.I this timing information occurs in the 
technology support software for latches. When the -enable signal of a 
latch is asserted then the incoming data signal is checked for proper 
timing. The signal ,.s '_gocycle' value is subtracted from the current 
value of 'glbtime' plus one, leaving the number of cycles allowed for 
setup. The number of setup cycles is then multiplied with 'glbclkl' 
giving the actual number of time units allowed for setup. Comparison of 
this setup time v~lue with the incoming signal's 'delay' value will then 
tell if, assuming the use of actual hardware, time enough was given for 
proper signal setup. Should it be the case that the latch is reading 
invalid data, an error message is printed to standard output . 
. As an aid to help in the digestion. of this timing scheme, a -small 
example would be in order. The following overly simplified circuit has 
been developed. 
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File: Overly simplified timing example. 
#include "tech.hdr" 
!************************************! 
struct declare n_l = {0}; /* result variable*/ 
struct declare n_2 = {0}; /* constant 32 */ 
struct declare t_3 = {0}; /* adder's output */ 
struct declare c_4 = {0}; /* control signal */ 
!************************************! 
cycle() 
{ 
plus(OxOOOO,S0,21,"int","int","int",&t_3,&n_2,&n_2); 
latch(Ox0001,"int",&n_l,&t_3,&c_4,"result"); 
} 
/************************************! 
circuit (result) 
int *result; 
{ 
/* Add~r */ 
/* result lat 
char *cirsigs[3] - { "O", /* 0 */ /* Controller's signals*/ 
"O" , !* 1 * / 
II 1 II t /* 2 * / } ; 
int cirnext [3 J [2] - { 0, 0, /* 0 * / /* Control's next state tab 
2, 2, /* 1 * / 
O, O, !* 2 * I } ; 
g 1 be 1 kl. = 10 ; g 1 bt ime - 1 ; g 1 be 1 ki = 1 ; 
putval(&n-'-2, 32, "int"); /* n_) = 32 * / 
while(glbclki != 0) 
{ 
putval(&c_4,&cirsigs[glbclki][O],"char"); /* c_4 = conttol sig 
/* Clock data path 
glbtime++; /* Goto next state 
cycle(); 
glbclki = cirnext[glbclkiJ[O]; 
} 
getval (&n 1111 , result," int 11 ) ; /*result= n 1111 */ 
} 
In the above circuit 32 is added to 32 and the answer is return·ect 
through the connection named 'res'l:llt'. Let's run the circuit and. see if 
arty timing problems exist. Invocation of the function circuit first s·ets 
the predetermined clock length ( '-glbclkl ') to 10,. resets the clock cycle 
time . .('glbtime'} to one, and resets the controller's index ('·glbclki') 
to one. The .first putvai cal 1 then sets the signal 'n 2' to the constant 
value of 32, fixing that signal's 'gocycle' value to the current value 
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of 'glbtime' which is one. Since 'n 2' is a constant it shall never 
ch~ge aga_in. 
Now, entering the while loop, the data path is cycled. During the 
first cycle. the latch's enable signal ('c_4') is set to the controller's 
step one setting of zero. The data path is cycled once, propagating the 
'n_2' signal through the adder and to the latch, where since the enable 
is zero no action is taken. The cycle time, 'glbtime', is increased to 
two, the controller's index ('glbclki ') gets moved to two, and another 
cycle is run. 
During the second eye.le, the latch's enable signal ( 'c_ 4') finds 
itself asserted to one. Once more, the execution of the adder results in 
the signal 't 3' being set. The 't_3' ,·bi ts' field is set- to the 
addition of '·n 2' to itself. No previous delay being found on the 
incoming 'n_2' signal, the. 't 3' 'delay' field becomes set to the 
adder's own delay of 21, the value found in the adder's third parameter. 
Finally the 't_3' 'gocycle' value is set to the 'n 2' value of one, 
'n 2' having the most recent 'gocycle' value since it being the only 
input value to the adder. Receiving the data 't_3' signal and the 
asserted 'c 4' enable signal, the latch then proceeds to .store 't 3' s 
data. 
Subtract.ing the 't_3' 'gocycle' value from the current clock cycle 
value (' gl bt ime') 3:I1d adding one, the latch finds that 't_3' has had two 
full cycles of setup. Multiplying the two cycles with the f1xed cycle 
length {'g~bclkl'), the latch finds that 't_3' has had 20 time units to 
setup. Unfortunately, the 't_3' 'delay' field records a delay of 21 time 
units, one more unit of time than was given for proper setup. Thus, for 
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this example, the latch would print out that a timing violation ·had 
occurred. 
Ending our detailed example and lengthy discussion on timing 
simulation support, let us summarize the simple idea on which it is all 
built. The description of the structural machine generated by GASC 
should be as symbolic as poss~ble. Isolated from the descr.iption should 
be the detailed ~oftware necessary for its simulation. By holding ~he 
internal details of signals, the internal details of facilities, and the 
important timing signals al 1 in on~ place, the- tech.hdr file al lows for 
the inclusion of bookkeeping practices such as timing, while remaining 
completely independent and transparent to the operation of the GASC 
behavioral compiler. 
2. 3 Improvements and Future Work 
Restricting outside world connections to the parameters of the 
function circuit has one major draw back: no d:irect concept of streamed 
input or output. When Trickey chose the Pascal procedures of read(} and 
write(), he did so realizing that during a circuit's operation there may 
be many reads or many writes to an outside ·world connection. Tri_ckey' s 
idea was that given a ·set of input data, a valid hardware implementation 
of a behavior~! description needed only to. do I/0 in the same order., and 
with the same values as the original [5]. Implicit in his idea is that a 
stream of values can pass through a single input or ·output. variable, 
implemented by p~rfo~ing multiple calls to read() or write() statements 
using the same variable. Outside world connections made through 
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parameters have the problem that only one value can be passed per 
invocation of the behavioral description. 
The concept of technology flexibility presented in the next 
chapter along with the concept of technology isolation presented in this 
chapter provides the solution to GASC's inability to stream I/0. 
Technology flexibility allows for the inclusion of new behavioral 
operations into the input language's set of operations. Basically, GASC 
can be to.ld to accept the operations of read() and write(). Due to 
technology isolation, though_, the actual implementation of these 
operations can be written. by us. 
The solution is as follows. For each parameter of circuit, rather 
than trying to pass a stream of real world values throµgh it, a pointer 
to the stream of real world values is passed. Then within the behavioral 
description, access to or from a para.meter (external world connection) 
must only be done through tl)e use of the read() and write() operations. 
Finafly, the implementation of read() and write(), realizing that its 
parameter is a pointer, would first read or write the data pointed to by 
the parameter, and woulq second increment the parameter, thus forcing 
future read ( )s and write() s of the parameter into accessing the next 
location in the stream. Taking advantage of technology flexibility and 
technology "isolation, these ideas when put together al low GASC to 
support streamed I/0 for des"ign~, even while maintaining their strict 
parameterized interface to the outside world. 
The current technqlogy header file developed for GASC, tech.hdr, 
is restricted to Intel based machines. Storing the bytes of a value in 
reverse order, pointers in Intel machines always point to the least 
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significant byte. The rest of the value's bytes follow i
n increasing 
significance. When implementing the operations of putval 
and getval, 
tricks involving this feature were used to facilitate th
eir writing. 
Fortunately, the operation of GASC itself fs not· affected. 
Movement to 
another machine type would only demand the rewriting of th
e technology 
support f i 1 e, tech. hdr. 
2.4 Conclusion 
This chapter has shown the advantage gained by a hig
h-I evel 
synthesis system when it employs an extant software lan
guage for the 
design storage medium, as opposed to a custom built hardwar
e description 
language. The high-level synthesis compiler named GASC prese
nted herein 
ut i 1 izes the C programming language as the storage medium 
for both the 
input behavioral description and lhe generated struct
ural output 
description. Through wel 1 placed restrictions on the G f
orm .used for 
both these descriptions and through clever program developm
ent, the GASC 
behavioral compiler is able to provide free to its use
r a complete 
design methodology ·Composed of simulation, synthesis and v
erification. 
Protected by the methodology provided, designs developed on
 GASC can be 
accomplished in less time and with higher quality. 
39 
Chapter 3 
A Generic Control and Data Path Behavioral Compiler 
3.1 Review of the High-Level Synthesis Process 
The. goal of high-level synthesis is the translation of "behavioral 
circuit designs into equivalent and cost effective structural designs. 
Most high-level synthesis system_s achieve this goal by developing a data 
path able to perform al 1 operations of a design and by developing a 
controller able to sequence the dat~ path through the operation order 
mandated by a design. To aid in the construction of these systems, the 
overal 1 synthesis process is usually broken into a number of subtasks. 
Fol lowing is a list which presents the basic division of subtasks as 
stated in a well known tutorial [7]. The ordering shown is the normal 
order of application, although steps 3 and 4 can easily be reversed or 
combined. 
1.) Formal language compilation: the incoming behavioral 
description is parsed and stored into an internal form. 
2) Internal form optimization: The design stored in the internal 
fo·rm is optimized for better trans lat ion into hardware. 
3) Scheduling: The individual operations of a design are each 
assigned a controller's time step in which to be performed. 
4) Allocation: The indiviqual operations of a design are each 
assigned a hardware unit by which to be performed. 
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5) Controller creation:. A controller is generated which drives the 
hardware units to perform the scheduled operations. 
6) "Result Transmission: 'l'he structural design created is sent to 
lower level tools which can complete the transformation to 
actual hardware. 
Graph theory provides an ideal means by which to illustrate and 
explain high-1 evel synthesis and its subtasks. Given the example input 
file shown below, let's fol low in detai 1 its processing by each of the 
subtasks listed. Throughout this extended example, graph theory will be 
used to help portray the chore performed by each subtask. 
The following sample input algorithm was taken from a recent paper 
in which the author provided a similar overview [11]. The :particulars of 
this overview, though, conform to the high-level synthesis compiler 
·being presented herein. 
File: Input descriptfon for example d~sign. 
circuit (input-,parity) 
char input,. *parity; 
/* The signal, parity, is set to one if input has· even parity * / 
{ 
char p, i, bit; 
P = 1 · 
. ' 
i = O; 
while (i < 8) 
{ 
bit= bitsel(input,i); 
if (bit != 0) 
} 
.p = invert (p,p); 
i = i + 1; 
*parity= p; 
} 
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/*bit-:- input[i] */ 
/* p = not p */ 
As stated previously, the first step taken by a. 
behavioral 
compiler is to receive, compile and store the given 
input file. As a 
natural part of this process, ~ syntax check is- made of the inc
oming 
description. Due to the restricted input language use
d, the inversion 
and bit select.ion statements of the above input
 do seem odd; 
nevertheless, the syntax of this file would check fine. 
A number of works [3,9,10] have chosen the internal st<;>rage forma
t 
of a combined control and data flow graph, CDFG fo
r short. A CDFG 
separates the incoming description into its natural con
trol blocks, with 
each block containing a data flow graph or DFG describi
ng the tasks it 
contains. The DFG describes the data dependencies inh
ere·nt among the 
grouped tasks. For behavioral compilers which accept a 
procedural style 
language for input, the usual control block division 
chosen is simply 
the basic "block" division found in the underlying s
oftware language 
(C). Within each control block, the constituent tasks are organized a
s a 
data flow graph (DFG) to identify the "read" and "write" dependenc
ies 
restricting their order of execution. Figure 3.l be
low graphically 
presents the CDFG representing our input design. 
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MAIN CONTROL BLOCK 
p=1 i = 0 
xparity = p 
SUBCONTROL BLOCK 1 
i = i + 1 
SUBCONTROLBLOCK2 
Figure 3,1: CDFG for Example Design 
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In the graph, the three large rectangles ·represent the three 
different control blocks found in the incoming algorithm. For each 
control block the DFG located within is composed of two types of nodes. 
The round nodes represent s'jmple tasks that are to be achieved when the 
control block is activated. Simple tasks are those that take some number 
of input values, perform. an operation on the values, and thus produce. 
some result value. The diamond shape nodes, whi 1 e al so representing a 
simple task to be achieved, are different in that they utilize their own 
result value to direct the future flow of control. When the conditional 
operation of a diamond node evaluates to a non-zero value, the control 
block identified by the solid arrow emanating from the diamond ,.s right 
side is activated. Simplifying the design of .a controller, most works 
only allow one control block to be active at any given time. 
For the tasks grouped within a DFG, the dependencies inherent 
between them finds record in two arc types. The solid ar.c expresses read 
dependence- while the dashed arc expresses write dependence. If an input 
variable to a node Y is set by a prio·r node X, then Y has read 
dependence on X. A sol id arc is drawn going from node Y to node X to 
represent this read dependence. The execution of the dependent node (Y) 
must occur in a clock cycle- after the cycle in which X finds execution. 
A n9de Y has write dependen~e when Y sets a variable which is input to a 
prior node X. A dashed line drawn from Y to X represents write 
dependence by Y. For the case of write dependence, the execution of the 
dependent node (Y) can only occur in or after the clock cycle where X 
finds execution. Further note that read dependence takes precedence over 
write dependence. 
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Dependency evaluation for diamond style nodes presents
 .a special 
case. In the above example, the diamond node in the m
ain control block 
is shown to have a read dependency on the operatio
n "p = 1 "·. This 
dependency cert.ainly doesn't arise from the diamond n
ode's own simple 
operati".on of "i < 8". Instead, it arises from the operation 
·~p = not(p)'" 
found in subcontro1 block two. Because subcontrol b
lock two can be 
activated by subcontrol block one which in turn can be
 activated by the 
diamond node of our discussion, the diamond node's 
dependencies must 
embrace the needs qf all operations C(?ntained in those subco
ntrol 
blocks, ·including the operation "p = not (p)". Formally, _it can be 
said 
that the dependencies imposed on a diamond node must
 encompasses the 
needs of any task found in the alternate control block
 it can activate, 
including other diamond noqes. 
Interrupting the discussion, an alternate form of 
the above 
internal storage scheme should be presented. In some w
orks, the control 
blocks explicitly identify all variables read and all 
variables written 
by the tasks contained within them. Besides clearly ma
rking the variable 
usage of the block, this allows us to remove the readin
g of input values 
to before execution of the DFG and the writing of the var1able
's values 
until after execution of the DFG. The variable name usa
ge within the DFG 
can then be adjusted to eliminate any reuse of names. By moving part of
 
the variable dependency problem to the block's boundary
 and by allowing 
for an increase in the number internal variable names
; the problem of 
write dependence can be removed. Other alternate CDFG 
forms exist, each 
with some merit; but in all cases alterations only repr
esent a shuffling 
of the problem. 
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Interruption aside, after the formal language compilation step 
loads the internal database, the next step, internal form optimization, 
attempts to rearrange the CDFG into a form better suited for hardware 
implementation. Transformations used include such software compiler 
techniq\leS as dead code elimination, constant propagation, loop 
unroll.ing, and common subexpression elimination. Many hardware specific 
transformations are also possible. For example, multiplication by a 
power of two can be replaced by a shift operation. 
For our given input, a good opt imi za t ion would be the in 1 ine 
expansion of subcontrol block two into its calier, subcontrol block one. 
The increase in complexity caused by the embedding of block two's single 
operation into block on~'s DFG will be more than offset by the 
complexity decrease arising from the removal of block two. Since all the 
operations of the DFG are executed without condition, representation of 
block two's conditional assignment must be done through a data selector. 
The result from the conditional operation must drive a data selector to 
choose between passing the ·Qriginal or the altered value of the variable 
being set. Figure 3.2 below shows the design's internal representation 
af.ter the application of the described optimization. 
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MAIN CONTROL BLOCK 
p=1 i = 0 
xparity = p 
SUBCONTROL BLOCK 1 
i = i + 1 
figure 3,2: CDEG for Optimized Design 
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The next two steps of the high-level synthesis
 process represent 
the core actions involved in translating a
 behavioral design into a 
structural one. The steps are scheduling and 
allocation. Every task must 
be given a: time and place for its occurr~
nce. Scheduling assigns a 
specific controller time step to. each task,
 while allocation assigns a 
hardware unit. So assigned, a task finds
 its occurrence when the 
activation of its chosen control step config
ures the data path such that 
its chosep hardware unit performs its operat
ion. Applied separately to 
the DFG of each ~ontrol block, the steps of
 scheduling and allocation 
must place the· tasks into time :and space su
ch that all read and. write 
dependencies are obeyed. 
The goal of scheduling is to minimize. the- nu
mber of control steps 
needed for completion of the given algorithm
. To this end, scheduling 
desires many hardware uni ts so that many ta
sks can be scheduled into 
each c·ontrol step. Al location's goal is 
to minimize the amount of 
hardware needed. Allocation desires many con
trol steps so that the tasks 
can be distributed out, leaving each control 
step with just a few tasks 
needing placement into the 1 imi ted hardw
are. Thus, scheduling and 
allocation are completely at odds with one an
other, one wanting what the 
other does not~ Solutions to this problem 
"brings variety. Some works 
first do scheduling and then afterwards perf
orm allocation [3], others 
perform allocation first and scheduling secon
d [12], while still others 
perform both scheduling and ~!location at the
 same time [13]. 
The algorithms used to perform the. steps
 of. scheduling and 
allocation also bring variety. For scheduling
 there is ASAP (As Soon As 
Possible), ALAP (As Late As Possible), 1 ist, freedom b
ased, .and force-
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directed, just to name -a few [7]. Allocation also has many methods, 
methods which usually find classification under two major styles: 
iterative/constructive techniques and global techniques [7]. Even 
directed random search methods such as simulated annealing can be used 
when scheduling and allocation are done simultaneously [13]. Because of 
the high complexity of the scheduling and allocation steps, no 'best 
algorithms for them has yet been identified. If a behavioral compiler is 
to remain viable into the future, it should allow easy replacement of 
its scheduling and allocation algorithms·. 
Of concern to the algorithms of scheduling and allocation is the 
concepts of chaining and multicycling. Chaining is the placement of two 
short tasks, one having a dependency on the. other, into the same control 
step. While the controller must arrange for the input of the dependent 
task to be feed by the output of the other, the resulting configuration 
can reduce· the number of control steps needed. Mul ticycl ing is the 
placement of one long task into a sequence of control steps. For this, 
the controller must hold the task's data path configuration over a 
number of control step, .latching the result only in the cycle it becomes 
valid. Multicycling can reduce the size of the clock period needed. 
Beyond the scheduling and allocation of hardware to perform the 
operation of each task, hardware· must also be allocated for variable 
representation· and data path interconnections. When a variable's value 
is set in one clock period and used in another, that variable must span_ 
the intervening clock periods by being assigned to a register. ·variables 
set and used in the same period can be assigned to an -interconnection 
made between the generating and rece1v1ng uni ts. Generally, data path 
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interconnections not only represent the physical wires connecting the 
hardware but also the multiplexors and busses used to control the 
connect.ion arrangement. Thus, allocation of data path interconnections 
also includes the allocation of control points by which to rearrange the 
hardware configuration to the needs of each control step. 
Since allocation even among a fixed set of devices is known to be 
NP-hard [7], the heuristic algorithms used to perform al location. of 
registers and data path interconnections also vary greatly among the 
different works. Some authors have taken an iterative/constructive 
approach, repetitively choosing one from the set of variables or 
connect.ions in need of assignment, and then placing that one under the 
guidance of some rule. Others use more global techniques, techniql:).es 
where the set of elements to be place are first analyzed by graphical or 
mathematical means, and then assigned accord~ng to the prescription of 
the analysis. The easiest technique for register and interconnection 
allocation, though, is by a deterministic assignment. For example, each 
variable is simply given its own register and interconnections are added 
as needed. 
Returning to our example, let's examin~ how scheduling and 
allocation. are represented graphically. For each block's DFG, scheduling 
can be viewed as a horizontal slicing of the graph, where each slice 
represents a control step. The tasks grouped into each slice are 
scheduled. together and activated by the same control ·step. The 
sequencing of the control steps wi 11 follow the 1 inear order of the 
s 1 ices. Al 1 oca t ion can be represented by arcs. drawn from each. task to 
the hardware unit processing it. For each slice, the arcs between its 
so 
nodes and the hardware units must form a bipartite graph with a maximum 
vertex degree of one. ·Figure 3. 3, presents an allocation and scheduling 
for optimized subcontrol block one. 
Another gr~phical representation of th~ scheduling and ~!location 
steps involves the embedding of the DFGs into a time-space gr"id. A time-
grid . two dimensional graph where each column of the space lS a 
horizontal dimension represents hardware units and each row of the 
vertical dimension represents a controller time step. lf the 
dependencies of the DFGs remain unviolated, .an embedding of all DFGs 
into this time-space grid repres.ents .a specific valid structural design. 
Since the action of embedding one graph into another constitutes a 
single process, the above process represents the simultaneous resolution 
of both the scheduling and allocation _problems. Using the same CDFG as 
before, figure 3.4 portrays this alternate method for performing 
scheduling and allocation. 
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Figure 3,3: Graph Scheduling and Allocation Example 
52 
T 
I 
M 
E 
CONTROL 
STEP 1 
CONTROL 
STEP2 
CONTROL 
STEP3 
SPACE 
ALU 
1 
ALU 
2 
> 
ALU 
3 
Figure 3,4: Scheduling and Allocation Using Space-Time Grid 
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After scheduling and allocation comes the step of controller 
creation. The decisions of when and where a task is to be performed have 
been made and the data path hardware capable of forming the correct 
interconnections between ALU' s and registers has been created. What 
remains is the synthesis of a controller to orchestrate and establish 
the actions of the data path . .The cont.roller must generate for each. 
control step the signals to corre~tly configure the data path for the 
tasks assigned. Furthermore, it must sequences through. these control 
steps in the prescribed order, deviating control as required. · 
Implementation of a controller can be done using a custom finite 
state machine or a microcode sequencer. For either method there exist 
many optim.ization techniques by which the quality and performance of the 
controller can be improved. Nevertheless, the controller design easiest 
to build is a microcode s_equencer with a wide control word, the word 
containing one ·signal for each data path control point. 
The final step of high-level synthesis, lapel led result 
transmission, is the transferal of the developed structural design from 
the high-ievel be~avioral compi.ler to supporting lower level tools. 
Given to these lower tools, the design can be further processed and 
prepared for actual implementation on silicon. Since logic synthesi_s 
compilers accept as input the same register-transfer level of design 
description that high-level synthesis compilers compose, a good design 
transmission medi_um would be a register-tra.11sfer description. 
Together, the many steps of high-level synthesis combine to .form a 
system· capable of transforming a .given algorithmic description into a 
structural hardware realization. If written as a register-transfer 
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description, a structura.1 design can be given to logic synthesis 'for 
further processing towards a realization "in silicon. Thus, high-level 
synthesis provides the bridge over wbich chip design at the algorithmic 
level becomes _possible. 
3 .2 GASC: 
The Generic Automated High-Level 5ynthesis Behavioral Chmpi ler. 
3.2.1 Introduction 
GASC, the behavforal compiler being presented, was developed so as 
to demonstrate the ideas of free methodology support through the use of 
the C programming language, technology flexibility through symbolic only 
representation of operators, and algorithm flexibi 1 i ty through a proper 
hierarchical arrangement of the compiler's code. The previous chapter, 
chapter two, presented how methodology support could be gained through 
the use of C. This chapter, by discussing the interior of GASC, will 
present the other two ideas of technology and algorithm flexibility. 
The discussion to follow will be divided into five major talks. 
First, an overview of GASC will be given, using the terms laid clown by 
the above review section. Next the details of GASC' s code development 
will be provided through three different sections: a section detailing 
GASC's code arrangement, a section detailing special features unique to 
GASC' s code, and a sectiqn detailing the operation of GASC' s code. 
Lastly, the support for technology and algorithmic flexibi.1 i ty will be 
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stated and explained. Future improvements and a small c
onclusion will be 
given at the end. 
3.2.2 Overview of GASC.: 
The deve1 opment of a behavioral compi 1 er is ·no smal 1 u
ndertaking .. 
·ro keep the time spent on GASC's development down to a 
reasonable level, 
only the essential synthesis steps were implement
ed. The sy~tem's 
modular design furnished by .algorithmic flexibility 
allows for later 
addition of the missing steps. Nevertheless, the c;ur:re
nt implementatio11: 
of GASC is sufficient for the demonstration of our 
main ideas: free 
methodology, technology flexibility and algorithmic fle
xibility. 
GASC provides ful 1 support for the formal language 
compilation. 
step of high-level synthesis. It takes as -input a
 technology file 
stating the data path operations supported and a circui
t file containing 
the behavioral description written in a restricted s
et of C. If the 
circuit file makes use of a non-supported opera
tion then that 
utilization is flagged as an error and skipped. Listing
 files conta_ining 
marked errors and final return codes are provided f
or both inputs. 
Following the natural block division of the C software 
language, the 
parser divides the circuit's algorithm into control bl
ocks, each block 
containing a DFG description of the tasks therein. S
ince the control 
blocks created do not explicitly identify all variab
les read and set 
within, both read and write dependencies are id~ntif 
ied for each DFG 
description. 
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For the s·econd subtask of high-level synthesis, 
internal form 
optimization, no support is currently given. This
· subtask attempts to 
rearrange the design into a fa.rm best suited f
or translation into 
hardware. Since this optimization is nonessential f
or completion of the 
high-level synthesis process, it was· not implement
ed. 
For the subtasks of scheduling and allocation, 
GASC uses the 
technique of simultaneous resolution. Similar to t
he approach taken in 
another work [ 13] , the embedding of the DFGs into· a. t ime
-spa_ce grid 
assigns each task to a control step and a hardw
are unit. Unlike the 
other w9rk, the hardware units of the space grid are
 limited to only one 
function .. If an ALU is an add.er then that is al
l. For example, ALUs 
capable of both addition and multiplication are n
ot allowed. To ease 
controller design, a scheduling 1 imit of only one 
conditional (diamond 
shaped) node per control step is enforced. Multicycle sc
heduling, 
assigning an operation to a sequence of control 
steps, is supported. 
Chaining is not supported. 
Allocation .for variable representation and fo
r data path 
interconnections is done by deterministic assignme
nt. Each variable is 
given its own register and interconnections are ~dd
ed as needed. Control 
points are built into the interconnections using
 multiplexors only, 
busses are currently not supported. Wpile the resu
lts of deterministic 
assignment are far from optimal, they· are suffici
ent for the system's 
current needs. 
As an aid to the routines of ·scheduling and a11oca
tion, GASC also 
provides routines that measure the size and speed of the
 structural 
design developed. This allows for the developm
ent of intelligent 
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compilation paradigms using the "knobs and gauges"
 approach [10], 
paradigms such as simulated annealing and genetics [13,1S]. Furth
ermore, 
·since measurements of both the data .Path and controll
er are available, 
paradigms can be built which seek to optimize a desig
n by trading off 
complexity between its data path and controller, a 
current area of 
research [14]. 
The subtask of controller creation is fully supported within
 GASC. 
Utiliz-ing a wide control word, a ·microcode sequencer 
is automatically 
generated. ·Like other works [9], only one. control block is allowe
d to be 
active at any given time. To support the passing of ac
tivation among the 
different control blocks, the controller accepts on
e binary signal 
during each step and utiliz-es it to select, from a ch
oice of two, the 
next control step to activate. Since GASC' s schedu
ler enforces the 
scheduling .of only one condi tion~l (diamond shaped) node per con
trol 
step, the controller can configure the da~a path dur
ing each control 
step to return to itself the result from any condition
al node present. 
Using this returned result, the control can select the 
next control step 
from a choice of two, and in doing so choose whether 
to continue with 
the control steps of the current block or to whether to
 transfer to the 
control steps. of another block. Obviously, the contr
ol !er must never 
deviate control during a multicycle operation. 
The final high-level synthesis subtask, result transm
ission, is 
also fully supported. Using the C language for the tran
smission mediuin, 
a register-transfer description of the structural desig
n is written out. 
:Since the data path and co~troller are encased unde
r the exact same 
procedural interface as found in the original behavior
al description, a 
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full methodology can be developed through the use of a C compiler. This 
methodology is described previously in chapter two. 
3.2.3 GASC's Code Arrangement: 
Bui 1 t in a modular fashion, the C code implementing GASC is 
divided into six major function files and two major header files. The 
many C functions found inside each.major furiction file all perform tasks 
related to a single objective. The major header files broadcast the 
needed global variables and variable types to the major function files. 
The divisions chosen not only helped organize the construction of GASC, 
but al so all owed for algorithmic fl ex i bil ity, a topic soon to be 
discussed. 
·The names given to the six major function files are sys, par, sol, 
msr, out, and master. The purpose of each file is stated below. 
sys) Contains all base system functions. The system operations 
supported include. memory management, file I/0, file 
tokenization and name to name number management. The 
tokenizer program herein also provides· support for the 
generation of listing files. 
par ) Contains all functions related to input file parsing and 
internal model build. Utilizing the base system routines of 
sys, these routines perform the parsing and storage of both 
the technology file and the behavioral des:cription file. 
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sol) Contains -all solution build functions. Provided methods allow 
for the construction of algorithm~ to perform the proper 
embedding of the CDFG into the space-time grid. One such 
alg.ori thm, based on a ASAP embedding, is included. Methods 
supporting the al location of registers and data path 
interconnections are also contained here. Thus, sol provides 
complete support for the high-level synthesis steps of 
scheduling and allocation 
msr) Contains all measurement functions. Two type_s of measurements 
are supported: individual task and overall design. 
Individual task measurement furnishes the delay time and 
physical size values for the operations of each DFG task, To 
support technology flexibi 1 ity, individua-1 task measurement 
obtains it values from externally maintained files. Overall 
design measurement provides time and size estimates for the 
total design synthesized. by sol. Separate measurement of the 
data path and contrqller can be ·supported. 
out) Contains the £unctions for controller creation and result 
transmission. Given the fixed style controller design used 
by GASC, the structural design developed by sol not only 
directly describe a data path, but indirectly fully 
describes a controller~ bjrect description of the controller 
is delayed until just before result transmission, when and 
where it is needed. Result transmission writes out the 
register-transfer design using the C language. 'lpe design 
. . 
generated maintains the same interface as the input design 
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and assume the existence of technology header file named 
tech.hdr. 
master) Contains the invocation and control functions for GASC' s 
operation. The routines of this section invoke and 
coordinate the activities of the other sections' routines. 
Currently only one function is f.ound in master, the main 
invocation function. The necessary set .of calls that make 
GASC process a design can be found in thi~ function. 
The two include files provides the necessary support of globa1 
variables and var"iable types among the different function f i1es. The 
names of the two files are sys.hf and par.hf. The purposes of these two 
include files are as follows. 
sys .hf) Contains al 1 structure definitions for variable types 
supported by the sys memory management routines.. In short, 
it defines all data base node types. 
par.hf) Contains the data structures that allow full access to the 
internal representation of the circuit model and of the 
technology information. In short, it identifies the location 
o.f all the data bas·e nodes. 
3.2.4 Special Features of GASC's Code: 
There are seven. features unique to the code design of GASC. 
Enumerated below, the features are stated and explained. During the 
later discussion on technology a~d algorithmic flexibility, references 
will be made to these seven features. 
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1) Single data~structure construction of the CDFG da
ta base: Shown 
in the earlier overview, representatio
n of the incoming 
behavioral description can be viewed as
 a set of control 
blocks, each block conta~ning a nodal DFG
 description of its 
composing tasks. In the development of GASC
, a single universal 
node structure was developed that can 
represent both the 
control blocks and the DFG nodes, simultane
ously. 
The concept is simple. The basic uni
t of information 
represented by one such universal node is
 a single DFG task. 
The·universal node supports a full descript
ion of the DFG task, 
including· task type, operation, and mea
surement (delay and 
siie). In addition though, the universal node cont~
ins. a link 
1 ist pointer by which al 1 task nodes bel
onging to a control 
block can be chained together. Identific
ation of a control 
block can then be made through reference 
to the first node in 
the l.ihk list. For example, the diamond s
tyle node identifies 
the control block over which it contro"ls 
activation thro~gh a 
single pointer to the first universal no
de in the link list 
composing the block. 
2) The function solpgmc: Found in the sol section
 of the code, 
solpgmc performs a ge_gµes& of the rul ti
plexor rosts for a 
design. During the. e~ecution of each DFG ta
sk, a real data path 
would experience not only the delay cause
d by the task's ALU 
hardware, but als·o the delay resulting f
rom the multiplexor 
trees surrounding each task's ALU hardware
 unit. What solpgmc 
does is preguess the multiplexor delay a
mount that each DFG 
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task will experience and adds the value onto the ALU delay 
amount already recorded for the task. Given the ability to 
multi cycle tasks longer than one clock period, the design can 
then be scheduled into hardware guaranteeing the clock step 
size .desired by the user. To assure that the preguess is 
correct, solpgtnc finds the worst case utilization of 
multiplexors. 
3) The function solplace: Found in the sol section of code, 
solplace allows its user to correctly place single DFG tasks 
into the space-time grid without any evaluation of dependencies 
or device utilization. When the space-time grid fs packed with 
the CDFG, it is done one control step at a time. During the 
packing of a control step, usually only a few tasks -are 
actually candidates for placement, this being due to 
dependences. Furthermore, due to tasks already placed into the 
step and due to multicycle operations extending into the step, 
only a limited number of hardware units may be available in 
which to place tasks. Solplace evaluate·s all of the 
dependencies and utilizations for the user and places the given 
task only when it is ok to do so. 
Given the set of all tasks, a synthesis algorithm needs only 
to repetitively, until the set is empty, choose a node from the 
set and ask solplace to attempt placement. User development of 
synthesis algorithms is thus greatly facilitated. 
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4) Name number table recognition of variable types: A1I variables 
used within a. behavioral design must be declared as being s
ome 
type. For example, C supports variables of type int and char. 
But since the methodology encasing GASC supports only th
ose 
types implemen~ed 
. 
in the technology implementation file 
·( tech.hdr), type support within GASC can not be hard-coded. ·To 
this end, support for a variable type is dependent on hav
ing 
the type '·s symbol recorded in the ·name number table. 
The 
techn9logy declaration file read during system setup provid
es 
the supported type symbols. Note that the U$er can develop 
specialized variable types using the C .struct statement 
and 
then announce their existence to the system through 
the 
technology declaration file. 
5) Name number table recognition of operation symbols: Rather than 
hard-coding the operation symbols understood by the pars
er, 
their recognition is based on identification through the n
ame 
number table. The technology declaration file read dur
ing 
system setup provides a 1 ist of the operation symbols to 
be 
s~pport~d. These symbols are placed into the name number ta
ble 
where they are identified as operation _symbols. When each t
ask 
within a design is parsed, its operation symbol is hashed i
nto 
the name number tab! e and the name number found is then u
sed 
for all further references to the operation. 
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6) Measurement functions based on externally stored data: When, 
as 
described above (feature 5), the operation symbols read from
 
the technology declaration file are loaded into the 
name number 
system, two additional pieces of information are 
also loaded 
with each symbol: commutative abilities and a fil
e name. The 
identified file is where al 1 size and delay inf
ormation is 
maintained for the operation symbol. Within on
e of these 
measurement files, the data is written in a standa
rd format, a 
format understood by the function msraun. When 
a task is 
parsed, the task's operation, output, and inputs a
re presented 
to msraun. Fol lowing the file name attached to th
e operation 
symbol, msraun opens the file to locate the task'
s delay and 
size measurement valu.es based on its output and in
puts types. 
The measurement data so derived is stored in the un
iversal node 
representing the task. 
7) Treatment of function calls as standard operations: The par
ser 
views de.sign task statements written in the fo
rm "out = 
function_name(inl, in2)" as being equ_ivalent to task statements
 
written as "out - inl operation_synibol 
in2". The 
"function name" would of course have to be identi
fied by the 
t~clmology declaration file as being an operation.
 The result 
of .this feature is that unusual hardware operati
ons can be 
supported both inside GASC and outside in GASC' s m
et}:lodology. 
Full methodology support is possible because the sta
tement "out 
= function_name(inl, in2)" is an executa:ble statement in the C
 
language, calling a function hopefully· provided by t
he user. 
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3.2.5 Operation of GASC's Code: 
Given the above background on the code, its operatfon can now be 
presented. Bui1 t upon the base code of sys, the high-level synthesis 
code of GASC is divided into major function files, each of which perform 
selected duties against the internal design data bases. The selection 
and arrangement of duties actually performed is completely governed by 
the main function of the master function file. A current composition of 
the main function is presented below, along with details of its 
execution. 
File: A current composition of the master main function. 
main() 
{ 
} 
int C, t; 
systrace(O); 
syson(); 
.parsetup(); 
partech("tech.dat",1); 
parcirc("examplel.dat",l); 
solsetup(); 
solpgmc(); 
sol asap ( 100) ; 
solalmux(); 
msrasol(&c,&t); 
printf("Solution cost= %d, 
outwrite("examplel.out"); 
solclear(); 
sysoff(); 
return; 
/* System setup*/ 
/* Load data*/ 
/* Perform synthesis*/ 
/* Measure the design*/ 
time= %d\n",c,t); 
/* Create controller and write des 
/* System shutdown*/ 
The first call to systrace sets up a system trace level of zero. 
In the incredible unlikely event that GASC should .have a programming 
errc;>r, higher trace levels can help in its .debug. The next two cal ls 
basically -setup GASC for operation, syson setting up the base system and 
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parsetup setting up the parse routines. System setup over, the calls are 
made to parse and load in the technology declaration and the behavioral 
design data. The c_al 1 to partech instructs the system to load the 
technology declaration data file named tech.dat, and the parcirc call 
invokes the loading of the behavioral design file named examplel .dat. 
The second parameter of "1" given to both thes·e call's requests that list 
files be generated, their names would be tech.1st and examplel .1st. 
Technology and behavioral model lqaded, the next four calls 
perform scheduling and ~!location on the model creating a structural 
implementation for it. Delayed by the need for design size information, 
the call to solsetup initializes the space-time grid data-structure. The 
call to solpgmc then adds to each DFG task the expected delay times 
caused by their supporting multiplexor trees. Finally, solasap performs 
the actual synthesis -by an ASAP e.mbedding of the CDFG into the t-ime-
space graph. The parameter of "100" requests that a cycle time of 100 
time units be set. The call to solalmux causes the necessary multiplexor 
trees to actually be built. 
The cal 1 to msrasol and the "fol lowing C [print, while performing 
no current useful function, provide an 'example of the design measurement 
abilities of the msr section. Note that no units for time and size are 
assllll:led, the unit used being set by the technology data provided by the 
user. 
Given the structural solution developed, the call to outwrite 
explicitly develops the controller and then writes out the completed 
design as a register-transfer description written in C. The file of 
examplel.out is given as the place to store the generated description. 
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The cal 1 to sol.cl ear then removes the created solution from
 the space-
time grid data base. Ending it all, the call to sysoff fre
es al located 
memory; closes open files, and shuts down the base system. 
3.2.6 GASC's Support for Technology and Algorithmic Flexibility: 
Technology flexibility is th~ ability to regulate the ope
rations 
and data types understood and processed by the system. A p
aper written 
by Post [161, pointed out that all mat~ematical sy~tems can· be viewed 
a 
set of transformations, mapping one set of symbols into 
another. The 
consequence is that a system need not understand the symb
ols, it only 
needs fo understand how to transform the symbols. The same ap
plies to 
the behavioral compiler presented w-i thin this thesis. GA
SC rieeds no 
understanding of the operations and data types composing 
a design, it 
only needs to understand how to process them. If al 1 the
 information 
necessary to process a operation or type can be removed an
d maintained 
external to the GASC system, then technology flexibili
ty will be 
completely supported. 
What information 
. 
rs necessary then for the 
. processing of 
operations and types by a behavioral compiler? The main tr
ansformation 
steps of synthesis are scheduling and allocation. For the s
cheduling of 
an operation, the information necessary for its place
ment i's its 
dependencies and its delay cost .. For the allocation of an op
eration into 
a hardware unit, the information needed includes ope
ration type, 
input/output va_riable types, and whether or not the o
peration is 
commutative (helps in multiplexor tree development). For synthesis 
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algorithms employing the "Jcnobs and gauges''· appr
oach, both size and 
delay cost information is needed on each task. 
T}:lus, for proper operation, a behavioral synthesis compi1er nee
ds 
information on a task'~ dependencies, operation
 type, input/output 
variable types, commutative ability, size cost
, and delay cost. 
Interestingly, the first three pieces of informatio
n are provided by the 
design description itself. Dependencies are the r
elationships between 
tasks as fixed by the design description and, as lon
g as the symbols are 
defined, operation type and input/output v~riable ty
pes are nothing more 
than the symbols used in the design description to 
represent them. Left 
to support, then, is only an operato·r's commutat
ive ability, size and 
delay cost. 
The special features four, five, six, and seven d
escribed above 
provide the necessary ingr.edients to fully 
support technology 
fl.exibility. During system start up, the technolo
gy declaration file 
read makes available through the name number 
table al 1 type and 
operation symbols to be supported. Included with th
is technology data is 
the identification of each operator's commutati
ve ability and the 
external location of each operator's sizing inform
ation. Thus GASC, able 
to d~clare the symbols it us.es, able to identify the
 commutative ability 
of each operator, able to access each operato
r's external s1z.1ng 
information, and able to handle type and operator 
symbols not standard 
to C, finds itself open and able to process a 
very large set of 
technology types .and operations. GASC finds itself
 to have technology 
flexibility. 
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The explanation of algorithmic flexibility
 needs little .fanfare .• 
Algorithmic flexibility 
. 
1S nothing more than good programmi
ng. 
Behavioral synthesis remains a new and op
en ~rea of research; the best 
algorithms for its implemei:itation are no
t yet known. Thus, techniques 
I ike the isolation ·of the main synthesis
 steps into separate section 
files, the creation of simple data base d
esigns (special feature one), 
and the provision· of powerful routines to
 simplify program development 
(special features two and three) leaves a system lik
e GASC able to have 
its synth~sis algor1 thms update or r~pla
ce with minimal effort. The 
current schedule and a~locate program base
d on ASAP placement provides a 
wonderful Gase in point. It was writte
n in less than an hour and 
consists of only thirty seven lines of co
de·. Result 1 ike this are only 
possible because GASC has algoritfunic flexi
bility. 
3.3 Improvements and Future Work 
The most obvious place to begin improvem
ent -is in tnose areas 
where functional.i ty was traded off for r
educed development time. The 
presented second step to high-level 
synthesis, internal form 
optimization, was left unsupported. It sho
.uld be implemented using the 
many transformations possible, as described
 by Snow [17]. Other areas in 
need of better support includes operati
on chaining, multiplexor/bus 
assignment, and variable lif"etime analys"
is with coalesce. Lastly, a 
better synthesis algorithm should be im
plemented. The current ASAP 
algorithm examines only one point in a
 design's search space. GASC 
provides a good foundation for the develop
ment of more search oriented 
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algorithms s-qch as ones based around the intelligent compilation 
paradigm [10], simulated annealing or genetics [15]. 
Beyond the obvious need to upgrade, though, there exists two 
fundamental system deficiencies that need improvement. Fir·st, a task is 
limited. to only two inputs and one output. While multiple outputs can be 
modeled by multiple units, the limit on the nll:ffiber of inputs is more 
serious. For example, prior in this thesis an optimize version of a 
design's CDFG was presented. In it a selector was utiliz~d, a device 
that requires three inputs. If internal form optimization is to be 
supported then, as the example shows, tasks having more -than two inputs 
must be supported. Currently the number of inputs allqwed is hardcoded 
into the universal node which represents a task. Either the hard 1 imi t 
on inputs needs to ·be raised to some acceptable value or a more .flexible 
data-structure needs to be developed. 
The second deficiency involves the system's poor abi 1 i ty to 
support differ~nt implementations of the same operation. Currently, the 
system binds a hardware unit implementat_ion to a task when, at de·sign 
parse time, the task operation is measured for delay a.nd size, a set 
delay and . size implying a specific unit. During the scheduling and 
allocation step, the final size for a hardware unit becomes the size of 
the largest and slowest task scheduled upon it. Wrong is the direction 
in which size information flows. Instead of going from the individual 
fixed sized tasks to the unsi~ed hardware unit, the flow shouJd go from 
the fixed sized units to the unsized individual tasks. For this system, 
a set of columns should be allowed under each operator type, one or more 
columns for each different hardware unit iinplementati.on. Tasks ·should. 
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then remain unsized until the thoughtful scheduling and allocation 
algorithm chooses a specific fixed s·ized unit for the task. 
3..4 Conclusion 
Much work remains before GASC can be classified as a robust and 
complete high-level synthesis system. But, given the ever changing 
technology base and the unresolved issue over which synthesis algorithm 
is best, no system may be abl~ to claim the title of robust and 
complete. What GASC can claim, though, is an ability· to change and grow 
with the future. Through symbolic only representation of types and 
operations, through the abi 1 i ty to represent unusual types and 
• operations, and through external isolation of transformation directive 
information, GASC proviqes technology flexibility, the ability to 
selectively process the hardware types and operations of today and of 
the future. Furthermore, with an appropriate code division separating 
data base support away from data base manipulators away from overall 
control, GASC provides algorithm flexibility, the ability to support th~ 
many synthesis algorithms of today and of tomorrow. Given both 
technology and algorithmic flexibility, GASC may yet boast of being 
robust and complete. 
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Chapter 4 
Conclusion 
In this thesis, a high-level synthesis behavioral compiler named 
GASC was presented. Taking advantage of the similarities between the 
previous development of software design tools and the current 
development of hardware design tools, GASC was written making ful 1 use 
of available software tools and languages. The C programming language, 
beside. providing the software language on which to implement GASC, 
provided the input and output language form used by GASC for design 
transmission. 
Interestingly, the three most outstanding features of GASC were 
developed in response to the three major exceptions to the perceived 
analogy between the development of software and hardware tools. First, 
full methodology support, helping to insure the developme_nt of a high 
quality first design, was provided in response to the need to keep 
design cost to a minimum. Second, technology flexibility, the.ability. to 
se1ectiv.ely support operations and data types, keeps the system 
resilient to changes in the available technology set. Third, algorithmic 
flexibility provides system longevity by allowing easy replacement of 
the synthesis algorithms as better ones are developed. 
An overview of the system can be gleaned through a graphic 
depiction of the external and internal features of GASC. In figure 4.1, 
the external view bf GASC presents the relationship that exists between 
the system and its files. Down the middle column, the four major steps 
of a good methodology are shown supported. Since the input behavioral 
description is written in C, compilation with a simulation- driver 
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results in an executable file which, when run, performs the design 
simulation of step one. GASC, the developed behavioral compiler, 
performs the desired synthesis step writing out the generated structural 
description using a C format. With the structural output written in C, 
once again -compilation with a simulatio~·driver results in an executable 
file whi"ch performs the soiution simulation of step three. The 
verification of step four is performed by comparing the standard outputs 
of the two simulation steps when th~y are both run against the same 
simulation driver. 
In the external view qf GASC, support for technology flexibility 
can be seen by the isolation of the technology files. Maintained 
external to the GASC behavioral compiler is the identification of all 
operation and type symbols supported, declaration of each .operator's 
commutative ability, and provision of sizing information for each 
.operator. This constitutes all the information necessary to fully 
describe present and future data types and operations to the GASC 
system. 
Figure 4.2, the interrial view of the GASC system, further depicts 
the system support for technology flexibi 1 i ty. Within the system, the 
model build routines of the par section load the technology data base 
with the external technology information. Furthermore, the measure 
routines of the msr section also obtain their value from the external 
technology files. 
Algorithmic flexibility can be seen in figure 4.2 by the 
.considered modularizati.on of the GASC code. The base system maintained 
.in the sys section provides all the necessary access to files and 
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me_mory.. It is upon the base system that the system ' s· three major data 
bases are built. The CDFG data base maintains the internal 
representation of the incoming behavioral description; the technology 
data base provides an internal repository for the external technology· 
information; the space-time grid provides structural solution 
representation when embedded with the CDFG data base. 
The four major tasks to be performed against the data bases are 
each maintained in their own separate section. Classified ooder the 
heading of Workers, -the model build routines of p~r load the external 
technology information into the technology data base and load the 
incoming design into the CDFG data base. The synthesis section named sol 
contains the various high level synthesis algorithms which actually 
transform a given behavioral description into a structural one .. The 
measure routines of msr: provide the ability to size both individual 
operations and overall structural designs. Finally, the model write 
rout in~s of out interpret solutions created in the space-time -grid data 
base, derive the implied controller, and write out the overal 1 design 
into a C file. 
The first goal of this syste_ni was to demonstrate the importance of 
three desirable attributes of a high level synthesis program: 
algorithmic flexibility, technology flexibility, and a supporting 
methodology. A second goal was to demonstrate that available software 
langµages provided the ideal medium for design input and so.lution 
output. These goals have been accomplished through the use of the C 
programming language in the implementation of the GASC behavioral 
compiler. 
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A.1 Introduction 
Appendix A 
Details on GAsc•s Code 
This appendix provides to the interested reader intimaJe d_etai ls 
on the code design of GASC. Insur.ing the successful development of GASC, 
the code was wel 1 documented as it was written. This documentation 
stored with the code provides an ideal source of code design details. 
Appendix A is broken down alqng the sam~ division as is GASC's code. For 
each sect ion presented, a small introduction: w:i 11 exp.lai.n what is to be 
shown following which do.cumentation from the code itself will be given. 
Unfortunately, unusual terminology was used when the code was developed. 
Nevertheless, the reader should be able to identify the meaning of each 
term by the following the context of the surrounding documentation. 
A.2 Sys: The Base: System. Section 
The base system section provides memory managem~nt of the various 
data base nodes, the parser, the name numb~r table, and file I/0. 
Defining all the data ba_se nodes, the sys.hf include file will first be 
presented. After that, one of the many memory managem~nt routine's 
headers for <la ta. base nodes wi 11 be shown, the parser header wi 11 be 
shown, t_he name number headers will be shown, and the file I/0 headers 
will be shown. 
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A. 2 .1 Sys .hf Include File 
#define MCnn 0 
#define MCn2nn 1 
#define MCusen 2 
#define MCcrmn 3 
#define MCgeen 4 
#define MCtecn 5 
#define MCse 6 
#define MCgas 7 
#define Null 0 
#define Off 0 
#define On 1 
#define Shutdown 2 
#define Setup 3 
#define Free 4 
#define Alloc 5 
#define Erase 6. 
#define Enter 7 
#define Add 8 
#define Find 9 
#define Close 10 
#define Open 11 
#define Read 12 
#define Write 13 
/* namenum types: 1 - New, 2 - Reserved word, 3- - Type keyword, */ 
/* 4 - Primary input, 5 - Primary output, 6 - Register, 7 ~Signal*/ 
/* 8 - Primary (External) Array, 10 - Number image, * / 
/* 11 - Operator symbol image, 12 - Conditional symb<:>l image. * / 
/* 13 - Special technology data symbol. */ 
struct namenum { 
int nntype; 
int nnindx; 
struct namenum *nnccp; 
struct usenode *nnunpl; 
struct usenode *nnunp2; 
struct namenum *nnchnp; 
struct namenum *hwtype; 
char *name; 
} ; 
/* Values 1 to 40 */ 
/* Index or ranking*/ 
/* Do not touch·! * / 
/* Free after par*/ 
/* On 11., 12, 13: tecnode ptr */ 
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/* usenode types: 41 - New, */ 
/* 42 - start conditional, 43 - conditional, 44 - Loop end conditional,*/ 
/* 45 - Assignment short, 46 - Assignment long, */ 
/* 47 - Array read, 48 - Array write. */ 
struct usenode { 
int usetype; /* Values 41 to 80 */ 
s truct usenode *condptr; /* Conditional usenode this is under. * / 
struct usenode *condchn; /* Ptr to next ~senode under same conditonal. */ 
struct usenode *truechn; /* If this is conditional, its new true chain.*/ 
struct usenode *falsechn;/* If this is conditional, its new false chn. */ 
int cond; /* After sol contains latch gene step. */ 
struct namenum *operator;/* --Namenum of -a techdata el)try. */ 
struct namenum *outnnp; /* \----On conditionals is ptt to "ssep" */ 
struct namenum *inannp; /* >-Variable's or number's image */ 
struct namenum *inbnnp; /* / */ 
struct stkelm *dsep; /* --Dependencies SE */ 
struct stkelm *rsep; /* --Restrictions SE */ 
int cost; 
int time; 
struct tecnode *tecnp;. 
} ; 
/* A stkelm is basically an array with as many ''entry"s as- there are 
/* variables in the model. Each v~riable namenum is given a unique 
*! 
*/ 
/* nnindx value that is to be use to identify its slot in one -of these *! 
*! 
*! 
/* stkelm nodes. 
struct stkelm { 
struct stkelm 
int 
*next; 
second; 
usenode *entry[]; struct 
} ; 
/* "se"s: Stack element (for vars) 
/* A crmnode (chromosome node) identifies the start of the usenod~ chain */ 
/* that describes some subproblem in the input algorithm. When a hardware*/ 
/* realization exists for the subproblem the. crmnode also identifies 
/* start of microcode steps that implement the problem. 
the */ 
*/ 
*! 
*I 
/* All crmnodes have crmtype 
struct crmnode { 
int crmtype; 
struct crmnode *next;. 
int crmcnt; 
struct usenode *crmunp; 
-s t.ruct geenode *crmgnp; 
} ; 
81. 
/* cromosome identification node 
/* Values 81 to 120 */ 
/* Number of usenodes under this crmnode */ 
/* Starting.usenode of chromosome operations*/ 
/* Start microcode address of implementation*/ 
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I* 
I* 
I* 
A geenode (gene node) identifies a specific microcode step. 
geenode types: 122 - first microcode st~p in a given subproblem, 
123 - any ~ther microcode step 
struct geenode { /* gene identification node 
/* Values 121 to 150 */ 
*/ 
*I 
*I 
*I 
int 
struct geenode 
geetype; 
*next; 
time; int 
struct 
struct 
struct 
int 
crmnode *crmnp; 
usenode *condunp; 
tecnode *geetnp; 
slowest; 
} ; 
/* tecnode types: 
/* Microcode address 
/* Chromosome subproblem gene step is under 
/* Conditional if present 
/* Technology instance on gene 
/* Slowest usenode on this gene .. 
/* 151 - New, 152 - Header for hardware unit instance chain, 
/* 153 - Hardware unit instance, 1-54 - Operation (usenode) instance, 
/* ·155 - Multiplexor instance. (See muxnode below) 
/* 156 - Dummy multiplexor instance. (connects without mux creation) 
/* !!! MAKING CHANGES TO THIS NODE TYPE??? see muxnode below! 
struct tecnode { /* Technology instance node 
int tectype; /* Values of 151 to 180 */ 
*I 
*I 
*I 
*/ 
*/ 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
struct tecnode *upp; /* 153: function chn, 154: parent technode *I 
*I 
gene' s chain. * / 
struct tecnode *downp; /* Operation chain 
struct tecnode *overp; /* 153: unit chain, 154: 
struct usenode *repunp; /* 153: oper rm rprsd 154: 
struct geenode *tsgnp; /* 153: input "s.e"s, 154: 
Usenode reprsnted*/ 
time gene slot. */ 
int space; /* Location in space 
int cost; /* 153: max cost, 154: cost. 
struct tecnode *tempp; /* <: 153: mux tree base chain head ptr. 
} ; /* : 154: Temporary cycle extend ptr. * / 
/* Mux technode alternate mask (this is a tecnode #15.5 & #156) */ 
/* !!! USER BEWARE!!! this mask must match above true tecnode! */ 
struct muxnode { /* Technology mux instance node */ 
int tectype; /* Values of 151 to 180 */ 
*I 
*I 
*I 
s truct namenum * inO; /* 155: input O to lilux * / 
s truct namenum * inl ; /* 155: input 1 to mux * / 
struct muxnode *feedto; /* 155: next mux. that this mux feeds into */ 
st_ruct muxnode *muxchn; /* 155: Chain of all muxs */ 
struct namenum *hwtype; /* 155: Hardware type of mux. */ 
int space; /* Location in mux space */ 
int time; /* 155: time cost for select ion at this mux * / 
struct muxnode *tempp; /* 155: mux tree base chain pointer */ 
} ; 
/* A gaselm represents a single solution individual for a genetic search */ 
/*routine.Variables declared as "gaselm" are to be arrays of the size */ 
/* specified by moddata.datal. */ 
struct gaselm { /* GA individual solution rep. */ 
struct crmnode *crmnp; 
struct usenode *unp; 
} ; 
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A.2.2 A Data Base Node Memory Management Routine 
!******************************************************! 
/* sysusen: System "use" node data base routine. */ 
I* *I 
/* Operations: */ 
/* #0 Turn <Off> operation. */ 
/* sysusen(O) */ 
/* #1 Turn <On> operation. */ 
/* sysusen(l) * / 
/* #4 <Free> a "use" node element. * / 
/* sysusen(4,&usenp) */ 
/* #5 <Alloc>ate a "Use" node element.. */ 
/* sysusen(S,&usenp) */ 
I* *I 
/* Note: usenp->usetype can have values 41 to 80. ·*/ 
/* usenp is declared "struct usenode *usenp". */ 
/* : When allocated, all fields (except usetype */ 
/* which is set to 41) are set to zero. */ 
!******************************************************! 
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A.2.3 The Parser 
/*******************************************************************/ 
/* systok: System tokenizer. */ 
I* *I 
/* Class - 0: Null */ 
/*Class= 1: Comment */ 
/*Class= 2: (unused) */ 
/*Class= 3: Semicolon */ 
/*Class= 4: Operation symbol */ 
/* Members within this class are... */ 
/* 1:+ 2:- 3:* 4:/ 5:% 6:<< 7:>> 8:& */ 
/* 9:A 10:l 11:< 12:> 13:! 14:= 15~+= 16~-= */ 
/* 17:*= 18:/= 19:%= 20:<<= 21:>>= 22:&= 23:A= 24::= */ 
/* 25:<= 26:>= 27:!= 28:== 29:++ 30:--- 31:"' 32:&& */ 
/* 33::: 34:? */ 
/*Class= 5: Control symbol */ 
/* Members within this class are... */ 
/* 41:( 42:) 43:[ 44:] 45:{ 46:} 47:# 48:\ */ 
/* 49: , 50: . 51: : 52: : = * / 
/*Class= 6: String symbol */ 
/* Members within this class are... */ 
/* 1 : II II 2: I .1 * / 
/*Class= 7: Number symbol */ 
/* Members within this class are . . . * / 
/* Its value */ 
/*Class= 8: Name symbol */ 
/* Members within this class are... */ 
/* nntype (= 1 if new entry) */ 
/* Classes without _members return a member value of O. * / 
I* *I 
/* Operations: */ 
/* #10 <Close> the current file being tokenized. */ 
/* systok(10) */ 
/* #11 <Open>~ file to be tokenized. */ 
/* systok( 11, filename) * / 
/* #12 <Read> a token. */ 
/* systok(12,&tok_class,&tok_member,&tok__ptr,&nn) */ 
/* #20 Set internal control variables. */ 
/* systok(20,&comments,&echo,echo_file) */ 
/* #21 Examine internal control variables. */ 
/* systok(21,&comments,&echo,&.linenum,&error_level) */ 
/* #22 Enter message into listing, marking last token. */ 
/* systok(22,&error_level,message) */ 
/* #23 Enter message into listing~ without mark. */ 
/* systok(23,&error_level,message) */ 
I* *I 
/* Note: nn is declared "struct namenum *nn". */ 
/* : Operation #12 <Read> returns rc=4 when at end of file. */ 
/* : Set internal variables (#20) before opening file (#11). */ 
!*******************************************************************/ 
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A.2.4 The Name Number Routines 
/********************************************************/ 
/* sysn2nn: System name to name number routine. */ 
!* *I 
/* Operations: */ 
/* #0 Turn <Off> operation. */ 
/* sysn2nn(O) * / 
/* #1 Turn <On> operation. * / 
/* sysn2nn( 1) * / 
/* #6 <Erase) a name entry. * / 
/* sysn2nn ( 6, &nn) * / 
/* #7 <Enter> a name entry (Copies name string ptr). */ 
/* sysn2nn(7,&nn,string,nntype) */ 
/* #8 <Add> a name entry (Copies name string). */ 
/* sysn2nn(8 ,&nn, string ,nntype) * / 
/* #9 <Find> a name entry. */ 
/* sysn2nn(9 ,&nn, string) * / 
I* *I 
/* Note: nntype can have values 1 to 40. */ 
/* nn is declared "struct namenum *nn" */ 
!********************************************************/ 
!******************************************************/ 
/* sysnn: System name number data base routine. */ 
I* *I 
/* Operations: */ 
/* #0 Turn <Off> operation. */ 
/* sysrm (0) * / 
/* #1 Turn <On> operation. */ 
/* sysnn ( 1) * I 
/* #4 <Free> a name number element. */ 
/* sysnn ( 4, &nn) * / 
/* #5 <Al loc>ate a name number element. * / 
/* sysnn(S,&nn) */ 
/* *I 
/* Note: nntype can have values 1 to 40. */ 
/* nn is declared "struct namenum *nn" */ 
!******************************************************! 
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A·.2.5 The File I/0 Routines 
/******************************************************/ 
/* sysfwrit: System file writer (writes strings) */ 
/* *I 
/* Operations: */ 
/* #0 Turn <On> operation. */ 
/* sysfwri t (0) * / 
/* #1 Turn <Off> operation. * / 
/* sysfwrit(l) */ 
/* #10 <Close> a file. */ 
/* sysfwri t (10, f i lenum) * / 
/* #11 <Open> a file for· writing. */ 
/* sysfwrit(ll,O,filename,&filenum) */ 
/* #13 <Write> a string block to the file. */ 
/* sysfwrit(13,filenum,&lin~ptr,&linenum) */ 
I* *I 
/* Description: Given a character file name through */ 
/* the variable "filename" sysfwrit operation #11 */ 
/* will open the file for text output and return */ 
/* through "filenum" the handle number for file */ 
/* reference during further operations. */ 
/******************************************************/ 
/******************************************************/ 
/* sysfread: System file reader (reads lines) */ 
I* *I 
/* Operations: */ 
/* #0 Turn <On> operation. */ 
/* sysfread(O) */ 
/* #1 Turn <Off> operation. */ 
/* sysfread(l) */ 
/* #10 <Close> a file. */ 
/* sysfread(10,filenum) */ 
/* #11 <Open> a file for reading. */ 
/* sysfread(ll,0,filename,&filenum) */ 
/* #12 <Read> a line from the file. */ 
/* sysfread(12,filenum,&lineptr,&linenum) */ 
/* *I 
/* Description: Given a character file name through */ 
/* the variable "filename" sysfread operation #11 */ 
/* will open the file for text input and return */ 
/* through "fi1enum" the handle number for file */ 
/* reference during further operations. Operation */ 
/* #12 has a return code of 4 when end of line is */ 
/* reached, the data returned from that last call */ 
/* is invalid. * / 
/* Notes: "lineptr" must be a 140 wide char array. */ 
/******************************************************/ 
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A .. 3 Par: The Parsing Section 
. 
. 
The parsing section performs the two basic model build actions of 
loading in the necessary technology declaration information into the 
technology data base and loading in the behavioral design description 
into the CDFG data base. The basic file formats supported can be gleamed 
from the input flow diagrams found in the documentation of this section. 
Intimatel_y connected to the parsing section is the include file par .hf. 
The storage structures defined in par.hf. identify the location. of both 
the technology information and the design information. First, par.hf 
will be presei:ited after which the important routine headers for 
technology parsing and the headers for the design parsing wi 11 be 
presented. 
A.3 .1 The Par .hf Include Fi le 
/* "techdata": Technology data master identifier------------~--------*/ 
/* note: In each "technology" namenum, the field nnindx provides the */ 
/* index value into the ar_ray f ileids for the suppqrting tech */ 
/* file. The namenum's name is the actual ascii symbol for the */ 
/* hardware type for hwtype_lst, the actual operator or */ 
/* conditional's symbol for oper_lst and coi:id_lst, and for the */ 
/* rest it is "$xxxx'' where "xxxx" is the first four letters of * / 
/* pointer symbol (e.g. $tran for tran_ptr). */ 
#define Techlimit 25 
struct techstrc{ 
int numfiles; 
struct namenum *hwtype_lst; 
struct namenum *oper_lst; 
struct namenum *cond_lst; 
struct namenum *tran_ptr; 
struct namenum *arry_ptr; 
struct namenum *mult_ptr; 
int stepsize; 
int uni tent; 
struct tecnode *units; 
int muxcnt; 
/*#of file slot~ used in fileids. */ 
/* Ptr to list of valid hwtypes. */ 
/* Ptr to list of valid operations. */ 
/* Ptr to list of valid conditionals.*/ 
/* Ptr to data on transfers. */ 
/* Ptr to data on arrays. * / 
/* Ptr to data on multiplexers. */ 
/* Imposed longest siz~ of contrl step*/ 
/* Number of type 153 units allocated*/ 
/* Functions and units chain. */ 
/* Number of type l_SS uni ts al located * / 
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struct 
struct 
struct 
int 
struct 
struct 
struct 
muxnode *opmuxes; 
muxnode *lhmuxes; 
muxnode *condmuxt; 
genecnt; 
geenode *genes; 
geenode *lastgene; 
tecnode *teccc; 
}; /* techdata */ 
struct 
int 
char 
filestrc{ 
sym [Techlimit]; 
fname [Techl imi t] [9]; 
}; /* fileids */ 
/* Multiplexer unit chain for opers */ 
/* Multiplexer unit chain for latches*/ 
/* Conditionals' mux tree base mux */ 
/* Number of microcode steps allocated*/ 
/* Microcode step chain. */ 
/* Last microcode ~tep on chain. */ 
/* Temporary extended elk eye chain. */ 
/* sym[tech#] = 1 -> commutative oper */ 
/* Fi le names of tech files. * / 
/* "moddata": Model data master identifier-----.:..----------------------*/ 
/* note: stkelm, fs, and fsindex help in the· construction of the model*/ 
struct moddstrc{ 
int x; 
struct usenode 
struct namenum 
struct ·namenum 
*start; 
*numchn; 
*varchn; 
int varsz; 
struct crmnode *crmGhn; 
struct usenod~ *active; 
int second; 
int 
struct stkelm 
int 
int 
}; /* 
sesz; 
*septr; 
datal; 
data2; 
moddata */ 
/* Open use. * / 
/* Ptr to ''start" conditional. */ 
/* Chain of all num names. */ 
/* Chain of all var names. */ 
/* Number of v~r names. */ 
/* Chain of all cromosomes. */ 
/* Ptr to "activel' conditional. */ 
/* Tracks current cond value */ 
/* Stack element# entry size */ 
/* Stack (for_vars) */ 
/* Global variable #1 */ 
/* Global variable #2 */ 
/* parf~trc tracks 
#define Nest limit 
subproblem nesting during model build.*/ 
11 /* Actually 1 less than 1 imi t *I 
*/ . -
struct parfstrc{ 
int 
struct namenum 
int 
int 
} ; /* f s 
index; 
*what 
just_saw 
end_nex:t 
*I 
/* parfetch's stack 
/* Index into stack 
[Nest 1 imi t]; 
[Nest limit]; 
[Nest_limit]; 
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*I 
A.3.2 Technology Parsing Routines 
!****************************************************************! 
/* partech: Read in and parse the technology file. */ 
I* *I 
/* ---> "hwtype" -------> "type keyword"---\ */ 
I* A l * / 
I* /-------------@-----------------------/ *I 
/* \---> "dper" ------->symbol~--> !parfilent ---\ */ 
/* A */ /* /---------------@--------..;... _______ ..;... ______________ / */ 
/* \---> "cond'' -------> symbol ---> !parf i len! ---\ * / 
I* A */ 
I* /---------------®----------------------- ----- --/ *I 
/* \---> "tran" -------> !parf i len! ---\ * / 
I* A *I 
I* /---------------@-------------------/ *I 
/ * \---> "array" ------.--·> ! parf i 1 en! ---\ * / 
!* A l */ 
I* /--------,------..;...-®-------..;...---------:--/ */ 
/* \----> "mux" -....,----->· !parfilen! ---\ * / 
I* A : * / 
I* @-------------------@--------------~---> *I 
I* *I 
/* Note: "type keywords." should be ordered in the input file */ 
/* from smallest sized type to largest size type. */ 
/* : Most likely "type keyword" should be int, char or long,*/ 
/* although unusual types can be developed in structures.*/ 
/* : Symbol can be an operator symbol or a unique name. */ 
!****************************************************************! 
A.3.3 Design Parsing Routines 
/****************************************************************/ 
/* parcirc: Read in and parse the circuit file. */ 
I* *I 
/* ---> RW_circuit ---> !parvars! ---\ */ 
/* /---------------------/<------------------\ *I 
/* \---> !parfetch! ---@--~> !parassign! ----/ */ 
I* @--..;.> !par if! -------/ * / 
/* @---> ! pare_l se ! ------/ * / 
/* @---·> ! parendi f ! ----;· * / 
/* @--> !parloop! ------/ * / 
!* /---------@---> !parendloop! ---/ */ 
/* : */ 
/* \--> "end of circuit function"--> */ 
I* *I 
/* Note: After !parfetch! path depends on what was fetched */ 
/****************************************************************/ 
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/*****************************************************************/ 
/* parvars: Read in and establish all variables utilized by */ 
/* circuit procedure. */ 
I* *I 
/* Algorithm: */ 
/* 1) From parameter names create type int i_nput variables. * / 
/* 2) From parameter declarations adjust prior created yariables */ 
/* for outputs and for different types. * / 
/* 3) Skip to just inside circuit procedure. */ 
/* 4) From,internal declarations create internal signal or */ 
/* register variables of specified types. */ 
/* 5) Chain all created variables together using nnchnp field. */ 
/* 6) Clear al 1 nnunpx fields. * / 
/* 7) Pre-read rest of algorithm file, create and register */ 
/* namenums for numbers. */ 
/* 8) Restart reading of algorithm file to pre-step 7 position. */ 
/* 9) Set up se elements and septr stack. , * / 
/* 10) R~turn. */ 
I* *I 
/* Flow: */ 
I* -·--> < ---@--------------------------~-----------> ) ----\ * I 
/* V A */ 
/* /--->\---> "parameter name (Step 1)" ---@ */ 
/* \'."'""--------------------' <----.,..----.,...---/ */ 
I* /-------------------------------------------:-----------/ *I 
I* \---@-------------.,..-----.,...----------------7 ---\ *I 
/* V A */ 
/* /--->\--->"parameter declare (Step 2)" ---@ */ 
I* \-----------------------------------------/ *I 
I* /------------------------------~.,...------------/ *I 
I* \---> { ---@--------------.,...--.-----~-------------.,...--------> * / 
/* V A */ 
I* /--->\--.-> "internal declare (Step 4)" ---@ */ 
I* \-----------------------------------------/ *I 
I* *I 
/* Note: Step 5 and 6 of the algorithm are done continuously. */ 
/* : The reserved word "struct" is ignored if it preceeds */ 
/* a variable type keyword. */ 
/*****************************************************************/ 
/****************************************************************/ 
/* parfetch: Determine next use statement to create. */ 
I* */ 
/* return value= 0: Early end of file. */ 
/* 1: Assignment statement. */ 
/* 2: If statement. */ 
/* 3: Else statement. */ 
/* 4: Erid of if statement. * / 
/* S: Loop statement. */ 
/* 6: End of loop statement. * / 
/* 7: Nill statement. */ 
/* 9: End of circuit procedure. */ 
/* 10: Internal error occurred. * / 
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I* */ 
/* Note: Only tokens passed by here are"{" and"}". */ 
/* : parfetch is unusual in that its return code is not */ 
/* a condition code. */ 
!****************************************************************/ 
!*****************************************************************/ 
/* parassign: Process an assignment use statement. */ 
I* *I 
/* Algorithm: */ 
/* Build up isolated usenode representing parsed assignment. */ 
/* If parsed assignment is ok then add usenode to model. */ 
/* Else discard usenode. */ 
I* *I 
/* Flow: */ 
/*--@-->"variable" - --®-->"variable"---~------::.@-------\ */ 
/* : /-------------~-------/ */ 
/* l \--> "operation" "variable·" --> */ 
/* 1 */ 
/* @--> "function" ( "variable" --\. * / 
/* : /----------------------------/ */ 
/* I \--> , "variable" ) -----------> * / 
/* : */ 
/* @-,_> "array" [ "variable" ] -----> * / 
I* *I 
/* \--> "array" ["variable"]= "variable"------------> */ 
I* \-> ; *I 
I* *I 
/* Note: Return code of 8 means bad statement, 12 means software*/ 
/* problem. */ 
/* : The semicolon is read past if it is present. */ 
/* : Array support added on late, much unexplained code. */ 
!*****************************************************************/ 
A.4 Sol: The Synthesis Section 
The synthes·is section perform the fundamental tasks involved in 
translating a behavioral design to a structural implementation. While 
many of the routines are esoteric to the section, the three routines of 
solpgmc, sol place, and solasap are understandable, having being 
mentioned before -in the main discussion. Their program headers are 
displayed below. 
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/*****************************************************************/ 
/* solpgmc: Pre-guess mux cost routine also compute the maximum */ 
/* amount of hardware that could be needed to implement*/ 
/* the current algorithm and set restrict. */ 
I* *I /* Logic: For the control's conditional input, mux size is easy */ 
/* to guess- it is the number of different conditional */ 
/* types used. */ 
/* : For the latch's input mux size, the problem is much */ 
/* harder- I will count for each specific operation type */ 
/* the number of times each variable is set by an actual */ 
/* operation (usenodes), call this value "var_use". Next */ 
/* I will compute the largest number of units that could */ 
/* be needed for each specific operation type an~ call the*/ 
/* value "unit_cnt". If there is a restriction on the */ 
/* hardware allocation size then I will bound "unit_cnt" */ 
/* by the maximum number of units allowed under each */ 
/* specific operation type. Finally to compute the number*/ 
/* inputs needed for each variable, I will look at each */ 
/* specific operation type and for each variable used I */ 
/* will add to that variable's input count the smaller of*/ 
/* "var_use" or "uni t_cnt". * / 
/* : For the operation input mux trees the problem is also */ 
/* a tough one- Basically, I need to assume that only one*/ 
/* hardware unit exist for each specific operation type, */ 
/* then I need to place for each actual operation that */ 
/* would have to be put on that unit its input variables */ 
/* using the solrvars function. Now the size of the input*/ 
/* mux tree would be the largest of the two created by the*/ 
/* calls to solrvars if the operation is not commutative, */ 
/* otherwise the size of the tree will be set to the size*/ 
/* of both input trees combined together (this is an over*/ 
/* estimation but necessary due to the non-predictability*/ 
/* of input placement on commutative operations). */ 
I* *I /* Note: To be run after solsetup or solclear(O). */ 
/* : Uses: namenum.nnunpl on conditional operation namenums. */ 
I* *I /*****************************************************************/ 
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!*****************************************************************/ 
/* solplace: Try to place operation unp at current last time slot*/ 
I* *I 
/* Algorithm: If restrict!= 0 then must place in hardware units*/ 
/* given. * / 
/* else may add hardware units to help place an */ 
/* operation. */ 
/* if. operation can not be placed return code= 4. */ 
I* *I 
/* Note: this fUDction assumes that all non-placed usenodes */ 
/* within current cromosome problem have a O stored in */ 
/* the usenode->cond field. */ 
/* : this function assumes that the first usenode's technode */ 
/* found under a technode head (#153) is the last operation*/ 
/* that was scheduled under that technode head. */ 
!*****************************************************************/ 
/*****************************************************************! 
/* solasap: Schedule and bind the model using ASAP scheduling. */ 
/* */ 
/* Note: Assumes solsetup has been run. */ 
/* *I 
/*****************************************************************/ 
A.5 Msr: The Measurement Section 
The routines of the measurement section provide sizing information 
for both individual operations and overall designs .. First the head.er for 
the routine that measures individual operations is presented and then a 
header for a routine which measures the over all design is shown. As 
some- times happens, the last routine header is somewhat sparse on the 
comments. 
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!*****************************************************************! 
/* msraun: Measure a use node. */ 
!* *! 
/* Procedure: Open operator's file. */ 
/* do */ 
/* read a line from file. */ 
/* 1 oca:te all individual fields in the 1 ine. * / 
/* found = true. * / 
/* tes.t al 1 fields and if mismatch found = false. * / 
/* while (not found) * / 
/* convert measure string to number. * / 
/* return with value set to measure value. * / 
!* */ 
/* Note: Return code of 12 indicates unable to open operator's */ 
/* file, 8 indicates syntax error, 4 indicates eof. */ 
!*****************************************************************! 
!*****************************************************************! 
/* msrasol: Measure a solution. */ 
/* *I 
/* Procedure: Total up size. */ 
/* return size and time. */ 
!* *! 
/* Note: *! 
!*****************************************************************! 
A.6 Out: The Solution Write Section 
The ·routines of the solution write section interpret the 
structural design description ·created by the embedding of the CDFG d<:1ta 
structure (usenodes} into the space-time grid (tecnodes) and writes out 
tne design as a register-transfer description written in C. The entire 
process of solution write is completely contained in the out section, 
only a single call to outwrite is necessary to invoke operation. The 
brief but to the point header of outwrite is presented below. 
/*****************************************************************/ 
/* outwrite: Write to outfile the current solution. */ 
/* *I 
/* Note: *I 
I* *I 
!*****************************************************************! 
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A.7 Master: The- Control Section 
As explained in the main discussion, the main routine of the 
master section controls an~ dictates the operation of all the other 
sections of GASC. The main routine of master orchestrates the other 
sections, arranging their operation such that high-level synthesis is 
performed. The current contents of the master section file is presented 
below .. 
#include ·"sys .hf" 
#include "par.hf" 
#include "par.hfe" 
main() 
{ 
int C, t; 
printf ("start\n"); 
systrace(O); 
syson(); 
parsetup(); 
partech("tech.daf",l); 
parcirc("examplel.dat",1); 
solsetup(); 
solpgmc(); 
.solasap(lOO); 
solprint(); 
solalmux(); 
msrasql(&c,&t}; 
printf ( "Solution cost = %cl, time = %d\n", c ,.t); 
} 
outwrite("examplel.out"); 
sol clear(); 
parprint (); 
sysoff(); 
printf ("stop\n'i); 
return; 
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Appendix B 
A Detailed Run of the GASC System 
B.1 Introduction 
This appendix provides to the interested reader intim
ate de.tails 
on al 1 f-i les necessary to run a design through GAS
C and al 1 files 
created by that run. In chapter two of the main discu
ssion an example 
design was used to help illustrate the operation of b
oth GASC and its 
surrounding methodology. Returning to that same simp
le example, this 
appendix wi 11 present the complete set of files- ne
cessary for its 
successful translation from behavior to structure. The
 organization of 
this appendix follows the basic grouping of the fi.les u
.sed and produced 
by GASC and its methodology. For each file group, a b
rief explanatory 
description will be given along with the files. 
lL 2 The Input Behavioral Circuit Description. 
The foll9wing file {examplel.dat) is the behavioral description of 
the circuit desired. The circuit contained in example
l .dat performs a 
suination of the first "sumnum" terms in the array "arry
" and returns the 
result in "result". Note that the function name is cir
cuit and that all 
outside world connections are .identified through its 
parameter list. 
Also, to illustrate GASC's ability to support non-stand
ard C operations, 
one of the addition operations was written in a func
tion format. The 
function format allows the use of a formal name 
to identify the 
operation rather than a predefined symbol. 
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circuit(arry, sumnum, result) 
int arry[l, s~um, *result; 
{ 
int addr, anuin, subtotal; 
addr = O; 
subtotal= O; 
while (addr < sumnum) 
{ 
} 
anum = arry[addr]; 
subtotal = plus (subtotal ,anum); 
addr = addr + 1 ; 
*result = subtotal ; 
} 
B.3 Design ·Simulation Driver and results 
The first file prese.nt.ed provides a simulation test .for the 
behavioral circuit contained in examplel.dat. Written in C, the driver 
includes the circuit file and calls it once, passing a data 
configuration to test its operation. Note the provide support. for the 
plus function. The second file is. the standard 1/0 output generated when 
the test driver is compiled and run. 
B.3.1 Simulation Driver 
int plus{x,y) 
int x,y; 
{ retum(x + y); } 
#include ''examplel .dat" 
/* #in~lude "examplel.out" */ 
main() 
{ 
} 
int memory[lO] = {5, 23, 9, .52, 10, 34, 154, 2, 90, 7}·; 
int numtosum, sum; 
numtosum = S; 
circuit(&memory[O], numtosum, &sum); 
printf ("Simulation output: %d\n", sum);_ 
return(O); 
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. B.3.2 Simulation Results 
Simulation output: 99 
B.4 Technology Declaration 
The follow is the contents of the tech.dat file, the file which 
identifies all operations and data types to the GASC system. Under the 
keyword "hwtype" is listed the allowed data types. Allowed operations 
are listed under the keyword "oper" and conditions under "cond". The c 
or- nc found in these 1 ist identify commutative and non-commutative 
operations r~spectively. Support for data transfer is provide under the 
name tran, for arrays under the name array, and for mul t,iplexors under 
the name mW'.{. 
hwtype 
char 
int 
aper 
+ 
plus 
cond 
c plus 
c plus 
!= c nequ 
< nc lt 
tran 
tran 
array 
array 
mux 
mux 
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B.5 Technology Measurement Files 
The fol low files provide measurement information for each 
operation. To measure an operation, a search proceeds down through the 
measurement file until a row is found which matches the particulars of 
the given operation. The last two tokens on the matching 1 ine provide 
the size and the speed values for the operation. The first six columns 
of each row provides the matching criteria. Outvar is the output 
variable's name and outtyp its variable data type. Likewise, inavar and 
inatyp match against the "a" variable, the first .input variable 
:encountered, while inbvar and inbtyp match against the second. The ! 
symbol marks comments, the * symbol is the wild card, and entries 
preceded by a question mark represent macro based matching routines. For 
example, the macro "?cori" matches both char or integer types. 
B.5.1 Plus Measurement 
' Adders . 
outvar outtyp . inatyp inbvar inbtyp 
. speed inavar size 
' 
------
-----. ------ -------
------ --
---- ---
- ----
• 
* char * ?cori * ?cori 8 5 
* 
int * ?cori * ?cori 16 12 
B.5.2 Nonequal ,nequ) Measurement 
' NotEqual conditional • 
' 
outvar outtyp . inatyp inbvar inbtyp 
. speed 
. 
1navar size 
' 
------ --
---- ------
----- ----
------ --
- -
----
• 
* * * 
char * ?cori 3 2 
* * * 
?cori * char 3 2 
* * * int * int 6 
2 
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B.5.3 Less Than (1t) Measurement 
I Less than conditional . 
' outvar outtyp iriavar inatyp inbvar inbtyp . ~peed • size 
' 
----:--- ---- ------ ------ ------ ---- ---- ------• 
* * *· char * ?cori 8 s 
* * * ?cori * char 8 s 
* * * int * int 16 10 
B.5.4 Transfer (tran) Measurement 
' transfers • 
' outvar outtyp 
. inatyp inbvar inbtyp . speed . 1navar size 
' ------ ------ ------ ------ ------ ------ ---- -----
. 
* ?cori * char * * 1 0 
* char * ?cori * * 1 0 
* int * int * * 2 0 
B.5.5 Array Measurement 
array 
datvar dattyp adrvar adrtyp datvar dattyp ·, speed size 
------ ------ ------ ------ ------ ----- ---- ----
* char * ?cori * char 5 40 
* int 
* ?cori * int 10 80 
* * * * * * 20 120 
B.5.6 Multiplexor (mux).Measurement 
mux 
outvar outtyp . inatyp inbvar inbtyp cost tim~ 1navar 
------ ------ ------ ------ ------ ------ ---- ----
* char * * * * 5 4 
* int * * * * 10 4 
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B.6 The GASC Created Structural Circuit Description 
The follow file is the structural circuit design currently 
produced by GASG given the input circuit of example! .dat and the above 
technology declare and measure files. 
#include ''tech.hdr" 
/*Variables*/ 
struct declare n 2514 = {0}; 
struct declare n 2504 = {0}; 
struct.declare n_24f4 = {0}; 
struct declare n 24e4 = {0}; 
struct declare n 24d4 = {0}; 
/*Constants*/ 
struct declare n 24b4 = {0}; 
struct declare n 24c4 = {0}; 
/* Input multiplexers*/ 
/*Functions*/ 
struct declare t 2ba8 = {0}; 
struct declare t 2b84 = {0}; 
struct declare t 2b72 = {0}; 
struct declare t 2b4e = {0}; 
struct declare t 2b18 = {0}; 
struct declare t 2b06 = {0}; 
struct declare t_2af4 = {0}; 
/* Output multiplexers*/ 
struct declare m_364e = {0}; 
struct declare m_3660 = {0}; 
struct declare m 3672 = {0}; 
/* Ordered Control Signals*/ 
/* MSB first */ 
struct declare c_2524 = {0}; 
struct declare c_2ba8 = {0}; 
struct declare c_364e = {0}; 
struct declare c_3660 = {0}; 
struct declare c_3672 = {0}; 
struct declare c_2504 ~ {0}; 
struct declare c 24f 4 = {0}; 
struct declare c_24e4 = {0}; 
struct declare c_24d4 = {0} ;. 
/* LSB last */ 
/* sumnum */ 
/*result*/ 
/* addr */ 
/* anum */ 
/*subtotal*/ 
/* 1 */ 
/* o *I 
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/************************************/ 
cycle() 
{ 
startcycle(); 
/* Input multiplexer trees*/ 
/*Functions*/ 
array(Ox0000,10,80,"int","int",&t~2ba8,&n_24f4,&n_24c4,&c_2524,&c_2ba8-," 
arry"); 
tran(OxOOOl ,2,0, "int", "int'', "inti,. ,&t_2b84;&n_24d4,&n~24c4); 
tran (Ox0002, 2, 0, "int",'·' int"," int", &t_2b72, &n_)4c4, &n_24c4) ; 
tran (Ox0003, 2, 0, !lint 11 , "int","" int", &t""""2b4e, &n_24c4, &n_24c4) ; 
1 t (Ox0004, 16, 10,l'char", "int"," int" ,&t_2b18,&n_24f 4,&n_2514); 
plus(OxOOOS, 16, 12, "int", "int", "int'' ,&t_2b06,&n_24f4,&n_24b4); 
plus(Ox0006, 16, 12, "int", "int", "intll,&t_2af4,&n_24d4,&n_24e4); 
/* Output multiplexer trees*/ 
mux(Ox0007, 10,4, "int" ,&m_364e,&t_2b4e_,&t_2af4,&c_364e); 
mux(Ox0008, 10,4, "int" ,&m_3660,&t_2b72,:&t_2b06,&c_3660); 
mux(Ox0009,5,4,"char",&m_3672,&t_2bl8,&n_24c4,&c_3672); 
/*Latches*/ 
latch(Ox000a,"int",&n_2504,&t_2b84,&c_2504,"result"); /*result*/ 
,latch(Ox000b,"irtt",&n_24f4,&m_3660,&c_24f4,"addr"); /* addr */ 
latch(OxOOOc,!lint" ,&n_24e4,&t_2ba8,&c;.._24e4,"anum"); /* anum */ 
latch(Ox000d,"intl',&n_24d4,&m_364e,&c_24d4,"subtotal"); /*subtotal*/ 
endcycle(); 
return(O); 
} 
!************************************/ 
circuit(arry,sumnum,result) 
int arry[]; 
int sumnum; 
int *result; 
{ 
int cirtemp; 
char *cirisig", circtri; 
char *cirs.igs [7] = { 
'' 000000000 11 
. ' 
"000000101" 
. 
' 
''000000000'', 
"000001000", 
"010000010", 
"001100101", 
"000000000" 
} ; 
/* O *I 
/* 1 */ 
/* 2 */ 
/* 3 */ 
/* 4 */ 
/* 5 */ 
/* 6 */ 
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int cirnext[7] [2] - { 
o, o, !* o *I 
2, 2, /* 1 */ 
3, 4, /* 2 */ 
0, 0, /* 3 */ 
S·, S, /* 4 * / 
6 '· ~, /* 5 * / 
3, 4 /* 6 */ 
} ; 
setup(); 
regarr (arry, "arry") ;_ 
cirtemp = 1; 
putval(&n_24b4,&cirtemp,"int"); 
cirtemp· = O; . 
putval(&n_24c4,&cirtemp,"int 11 ); 
cirtemp = sumnum; 
putval(&n_2514,&cirtemp, 11 int"); 
cirtemp = 0; 
putval(&n_24f4,&cirtemp, 11 int"); 
cirtemp = O; 
putval(&n_24e4,&cirtemp,"int 11 ); 
cirtemp = O; 
putval(&n_24d4,&cirtemp, 11 int"); 
glbclkl = 100; 
glbtime = 1; 
glbclki = 1; 
while(glbclki != 0) 
{ 
cirisig = cirsi.gs[glb~lkiJ; 
putval(&c_2524,&cirisig[O 
putval (&c_2ba8 ,&ciri sig[1 
putval(&c_364e,&cirisig.[2 
putval(&c_3660,&cirisig[3 
putval (&c_3672 ,&ciri.sig [ 4 
putval(&c_2504,&cirisig[S 
putval(&c_24f4,&cirisig[6 
putval(&c_24e4,&cirisig[7 
putval(&c_24d4,&cirisig[8 
cycle(); 
circtri = 0; 
]- ''char'') · 
' - ' ] ''char'')- · 
' - ' 
] , 
11 char" ) ; 
] , "char 11 ) ; 
J, 11 char 11 ); 
] , 
11 char" ) ; 
] , 
11 char" ) ; 
] 
11 char") · 
' - ' 
] , 
11 char" ) ; 
getval (&m_3672,&circtri, "char"); 
circtri = circtri - 'O' ; 
gl bclki = cirnext [gl bclki] [ c·irctri] ; 
glbtime++; 
} 
*result= O; 
getval (&n_2504 ,.result, 11 jnt 11 ) ; 
shutdown(); 
} 
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B.7 Technology Implementation 
The follow file of "tech.hdr" contains the software simulation 
support for the operations and data types declared in the technology 
declaration file. Note that GASC, without need for this simulation 
information, created and fully defined a structural circuit which 
implements the input behavioral design. 
/* Global variables 
static int glbclki; 
static int glbtime; 
static int glbclkl; 
*/ 
/* Current controller step*/ 
/* Current time period */ 
/* Length of a clock cycle*/ 
/* Sign~! template*/ 
static struct declare { 
int gocycle; /* First cycle current value began its 
calculation*/ 
int delay; /* Delay amount from gocycle's start until valid 
*/ 
char bi ts [16]; /* Data lines~/ 
} ;· 
/* Array interfac;e information*/ 
#define arrecordsize 10 
static struct { 
char *arrptr; 
char arrname[8]; 
int valid; 
} arrecord[arrecordsize]; 
setup() 
/*****************************************************************/ 
{ 
} 
/* setup: Setup for simulation operation. */ 
I* *I 
!*****************************************************************/ 
int index; 
for (index=O; index<arrecordsize; index++) 
arrecord[index].valid = O; 
retum(O); 
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shutdown() • 
/*****************************************************************/ /* shutdown: shutdown from simulation operation. */ 
I* *I !*****************************************************************/ { 
return(O); 
} 
startcycle() 
/*****************************************************************/ /* startcycle: start of a simulation cycle. */ 
I* *I !*****************************************************************/ { 
return(O); 
} 
endcycle() 
!*****************************************************************/ 
{ 
} 
/* endcycle: end of a simulation cycle. */ 
I* *I /*****************************************************************! 
return(O); 
indexsize(type) 
{ 
char *type; 
/*****************************************************************! /* indexsize: return value is bit size of given type. */ 
I* *I !*****************************************************************/ 
int index; 
index= 0; 
switch (type[O]) 
·{ 
case 'c': index= 8; break; 
case 'i': iridex = 16; break; 
default: printf ("ERROR: indexs i ze: 1 \nll); 
} 
return ( index) ; 
} 
regarr(arrptr,name) 
char *arrptr; 
char *name; 
!*****************************************************************/ /* regarr: Register an array's existence in arrecord. */ 
I* *I /*****************************************************************/ 
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{ 
} 
int i , j :; 
i = 0; 
while (arrecord[ i] . val id == l) 
{ 
} 
i++; 
if (i >= arrecordsize) 
{ 
} 
printf ("ERROR: regarr: 1 \n"); 
return(O); 
arrecord[i].arrptr = arrptr; 
j = 0; 
while ( (name [ j] ! = 0) && ( j < 8)) 
{ 
} 
arrecord[i].arrname[J] = name[jJ; 
j++; 
arrecord[i].valid = 1; 
return(O); 
lkuarr(arrptr,name) 
{ 
} 
char *arrptr[]; 
char *name; 
/*****************************************************************/ 
/* lkuarr: Look up array's existence in arrecord. */ 
/* *I 
/*****************************************************************/ 
inti; 
i = 0; 
while (i < arr~cordsize) 
{ 
if (arrecord[i].valid == 0) 
i = arrecordsize; 
else 
if (strcmp(n~me,arrecord[i].arrname) -- 0) 
{ 
} 
i++; 
} 
arrptr[O] = arrecord[i].arrptr; 
return(O); 
printf ("ERROR: lkuarr: 1 \n"); 
return(4); 
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oktodo(delay,time) 
{ 
} 
int delay, time; 
!*****************************************************************/ 
/* oktodo: Return 1 if time allows completion of delay. */ 
/* *I 
!*****************************************************************/ 
if ((glbtime-time+l)*glbclkl >= delay) 
return(l); 
return(O); 
putval(.into,from,type) 
{ 
} 
struct declare *into; 
char *from; 
char *type; 
!*****************************************************************/ 
/* putval: Write a value into a "declare" signal structure */ 
I* *I 
/*****************************************************************/ 
int index, bitval; 
long i, j; 
if (into->gocycle == 0) 
into->gocycle = glbtime; 
index= indexsize(type); 
for (i=O, j=l; index>O; index--, i++, j*=2) 
{ 
if (*from & j) 
bi tval - 1; 
else 
bitval 0; 
if (into->bits[i] != bitval) 
{ 
} 
} 
into->bits[i] - bitval; 
into->gocycle - glbtime; 
into->delay - 0; 
return(O); 
getval(from,putinto,type) 
struct declare *from; 
char *putinto; 
char *type; 
/*****************************************************************/ 
/* getval: Read a value from a "declare" signal structure */ 
/* *I 
/* Assumes "putinto" cleared before function was called. */ 
!*****************************************************************/ 
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{ 
} 
int index; 
long i, j; 
index= indexsize(type); 
for (i=O, j=t; index>O; index--, i++, j*=2) 
if (from->bit-s[i] == 1) 
*put into : = j; 
return(O); 
mux (id, cost, time, type, out, inO, int, control) 
int id, cost, time; 
{ 
} 
char *type; 
struct declare *out, *inO, *int, *control; /*****************************************************************/ /* mux: a multiplexer. */ I* 
.*/ /* if (control= 0) */ /* out - inO; */ /* else */ /* out - inl; */ /* 
*/ /*****************************************************************/ 
long val; 
int thegocycle, d; 
char cs; 
thegocycle = control->gocycle; 
cs= O; 
getval (control ,&cs, "char"·); 
val= O; 
if (cs == ' 0 ' ) 
{ 
getval ( inO ,&val, type);. 
d = inO->delay; 
if (th~gocycle < inO->gocycle) 
thegocycle = inO->gocycle; 
} 
else 
{ 
getval(inl,&val,type); 
d = inl->delay; 
if (thegocyc1e < inl->gocycle) 
thegocycle = inl->gocycle; 
} 
·putval ( out, ~val ; type) ; 
out->delay = d + fime; 
out->gocycle = thegocycle; 
return(O); 
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array(id,cost,time,dattype,adrtype,out,adr,in,crw,csel,name) 
int id, cost, time; 
{ 
char *dattype, *adrtype, *name; 
struct declare *out, *adr, *in, *crw, *csel; 
/*****************************************************************/ 
/* array: an array. */ 
/* */ 
/* if (csel = 1) */ 
/* if (crw = 1) */ 
/* array[adr] - in; */ 
/* else */ 
/* out= array[adr]; */ 
I* */ 
/*****************************************************************/ 
long val, addr; 
int thegocycle, d, *iarrptr; 
char select, readwrite, *carrptr; 
if (crw->gocycle > csel-.->gocycle) 
thegocycle - crw->gocyc1e; 
else 
thegocycle - csel->gocycle; 
if (thegocycle < adr->gocycle) 
thegocycle = adr->gocycle;. 
if (lkuarr(&carrptr,name) == 4) return(O); 
select= readwrite = 0; 
getval(csel,&select,"~har"); 
getval(crw,&readwrite,"~har"); 
addr = 0; 
getval(adr,&addr,adrtype); 
if (select== '1') 
if (readwrite == '1 ') /* Write * / 
{ 
if (in->de1ay > adr;_>delay) 
d = in->delay + time; 
else 
d = adr~>delay + time; 
if (oktodo(d,thegocycle)) 
{ 
val= 0; 
getval(in,&val,dattype); 
·switch(dattype[O]) 
{ 
case 'c' : 
carrptr[addr] = val; 
break; 
case 'i': 
. . 
iarrptr = carrptr; 
iarrptr[addr] = val; 
break; 
default: 
printf.("ERROR: array:1\n"); 
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} 
} 
} 
else. /* Read * / 
{ 
if (thegocycle < in->gocycle) 
thegocycle = in->gocycle; 
switch(dattype[O]) 
{ 
case 'c': 
val= carrptr[addr]; 
break;· 
case 'i': 
iarrptr = carrptr; 
val= iarrptr[addr]; 
break; 
default: 
printf ("ERROR: array: 2\n") .; 
} 
putval (out ,&val ,datt.ype); 
out->delay = adr->delay + time; 
out->gocycle = thegocycle; 
} 
return(O); 
} 
tran (id, cost, time, out type, ina type, inbtype, out, ina, inb) 
int id, cost, time; 
char *outtype, *inatype, *inbtype; 
{ 
} 
struct declare *out, *ina, *inb; 
/*****************************************************************/ 
/* tran: a transfer. */ 
I* *I 
/* out= ina */ 
/* *I 
/*****************************************************************/ 
long val; 
int d; 
val= 0; 
getval (ina,&val, inatype); 
putva1 (out ,&val.,outtype); 
out;...>delay = ina->de~ay + time; 
out->gocycle = ina-->gocycle; 
return(O); 
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nequ(id,cost,time,outtype,inatype,inbtype,out,ina,inb) 
int id, cost, time; 
{ 
} 
char *outtype, *inatype, *inbtype; 
struct declare *out, *ina, *inb; 
!*****************************************************************/ 
/* nequ: test for non-equality. */ 
I* *I 
/* if (ina == inb) out= 0 */ 
/* else out= 1 */ 
/*****************************************************************/ 
long xval, yval; 
int d; 
xval = O; 
getval ( ina, &xval , ina type) ; 
yval = 0; 
getval (inb,&yval, inbtype); 
if (xval == yval) 
xval '0' ;. 
else 
xval - '1'; 
putval(out,&xval,outtype); 
if (ina->delay > inb->delay) 
out->delay = ina->delay + time; 
else 
out->delay = inb->delay + time; 
if (ina->gocycle > inb->gocycle) 
out->gocycle - ina->gocycle; 
else 
out-->gocycle - in~>gocycle; 
return(O); 
l~(id,cost,time,outtype,inatype,inbtype,out,ina,inb) 
int id, cost, time; 
{ 
char *outtype, *inatype, *inbtype; 
struct declare *out, *ina, *inb; 
!*****************************************************************/ 
/* lt: test for less than. */ 
/* *I 
/* if (ina < inb) out= 1 */ 
/* else out= 0 */ 
/*****************************************************************/ 
long xval, yval; 
int d; 
xval = O; 
getval (ina,&xval, inatype); 
yval = 0; 
getval (inb,&yval, inbtype); 
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} 
if (~al < yval) 
xval - '1'; 
else 
xval - 'O'; 
putval(out,&xval,outtype); 
if (ina->delay > inb->delay) 
out->delay = ina->delay + time; 
else 
out->delay = inb->delay + time; 
if (ina->gocycle > inb->gocycle) 
out~>gocycle- = ina->gocycle; 
else 
out->gocycle - inb->gocycle; 
return(O); 
plus(id,cost,time,outtype,inatype,inbtype,out,ina,inb) int id, cost, time; 
{ 
} 
char *outtype, *inatype, *inbtype; 
struct declare *out, *ina, *inb; !*****************************************************************/ /* plus: add the two inputs together. */ I* 
*I /* out = ina + inb */ I* 
*I /*****************************************************************/ 
long xval, yval; 
int d; 
xval = O; 
getva) (ina,&xval, inatype); 
yval ::; 0; 
getval(inb,&yval, inbtype); 
xval = xval + yval; 
putval (out ,&xval ,out type); 
if (ina->delay > inb->delay} 
out->delay ~ ina->delay + time; 
else 
out->delay = inb->delay + time; if (ina,-)gocycle > inb->gocycle) 
out->gocycle - ina->gocycle; 
else · 
out->gocycle - inb->gocycle; 
return(O); 
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latch(id, type,out, in,control ,name) 
int id; 
{ 
} 
char *type, *name; 
struct declare *out, *in, *control; 
/*****************************************************************/ 
/* latch: latch input and present to output. */ 
I* *I 
/* if (control== 1) */ 
/* out = in * / 
/*****************************************************************/ 
long val, c; 
C = O; 
getval(control,&c,"char"); 
if (c == '1') 
{ 
if (oktodo(in->delay,in->gocycle) && (in->gocycle != 0)) 
{ 
} 
val= O; 
getval (in,&val, type).; 
putval(out,&val,type); 
out->gocytle = glbtime + 1; 
else 
{ 
out->gocycle = glbtime + 1; 
printf ("%s latched INVALID data\n'' ,name, val); 
} 
} 
return(O); 
B.8 Solution Simulation Driver and results 
Since the structural output design from GASC is written in C, and 
since software simulation support for each operation has been -provided 
by the technology implementation file (tech.hdr), the structural 
solution can be simulated against the same test case as was the original 
be;havioral design. First below is the same simulation driver as was us-ed 
before, modified only to accept the structural design as the circuit to 
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test. The second file presented is the standard output generated when 
the simulat.ion test is run. 
B.8.1 Simulation Driver 
/* #include "examplel .dat" *:/ 
#include "examplel.out" 
main() 
{ 
int memory[lO] = {5, 23, 9, 52, lOt 34, 154, 2, 90, 7}; 
int numtosum, sum; 
numtosum = 5· 
. . ' 
circuit(memo:ry, numtosum, &sum); 
printf("Simulation output: %d\n",sum); 
return(O); 
} 
B.8.2 Simulation Results 
Simulation output: 99 
B.9 Verification 
Ver if ica.tion that the generated structura:1 design is equiva_lent to 
the original behavioral design cart be done by comparing the results of 
the two simulation runs. In this case, verification is confirmed, since 
both runs pro~uced the exact same output. 
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